aboutsummaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorJacopo Mondi <jacopo+renesas@jmondi.org>2018-02-23 08:40:55 -0500
committerSimon Horman <horms+renesas@verge.net.au>2018-03-13 14:06:04 -0400
commit217a7d465b120f3227df592a12bbee9bac165613 (patch)
treeae40264065b9be8b9688711bfbaf00290a1d850b
parentba8b5ad0afdda734001176f59d23a4ab31e61e7a (diff)
arm64: dts: renesas: r8a77965: Remove stale reg property
Remove "reg" property from cache-controller-0 device node as it does not have any unit address. This silences the following DTC compiler warning: Warning (unit_address_vs_reg): Node /cpus/cache-controller-0 has a reg or ranges property, but no unit name Signed-off-by: Jacopo Mondi <jacopo+renesas@jmondi.org> Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be> Signed-off-by: Simon Horman <horms+renesas@verge.net.au>
-rw-r--r--arch/arm64/boot/dts/renesas/r8a77965.dtsi1
1 files changed, 0 insertions, 1 deletions
diff --git a/arch/arm64/boot/dts/renesas/r8a77965.dtsi b/arch/arm64/boot/dts/renesas/r8a77965.dtsi
index 61efb2d22257..0536b94a5ec0 100644
--- a/arch/arm64/boot/dts/renesas/r8a77965.dtsi
+++ b/arch/arm64/boot/dts/renesas/r8a77965.dtsi
@@ -47,7 +47,6 @@
47 47
48 L2_CA57: cache-controller-0 { 48 L2_CA57: cache-controller-0 {
49 compatible = "cache"; 49 compatible = "cache";
50 reg = <0>;
51 power-domains = <&sysc 12>; 50 power-domains = <&sysc 12>;
52 cache-unified; 51 cache-unified;
53 cache-level = <2>; 52 cache-level = <2>;