aboutsummaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorBjorn Helgaas <bhelgaas@google.com>2018-04-04 14:28:51 -0400
committerBjorn Helgaas <helgaas@kernel.org>2018-04-04 14:28:51 -0400
commit11ee09055207cb75a23862e2c983700f3c01f3af (patch)
treedff76953eceff6d4a0433dd4cdc9679188513f26
parent84d4d6f882175e02ab630fd444987e1e1b12e90a (diff)
parentaf7b9b7983c4bae7ca931f3d18c10ae572b5673c (diff)
Merge branch 'lorenzo/pci/mediatek'
* lorenzo/pci/mediatek: dt-bindings: PCI: MediaTek: fix dtc warnings
-rw-r--r--Documentation/devicetree/bindings/pci/mediatek-pcie.txt11
1 files changed, 3 insertions, 8 deletions
diff --git a/Documentation/devicetree/bindings/pci/mediatek-pcie.txt b/Documentation/devicetree/bindings/pci/mediatek-pcie.txt
index 3a6ce55dd310..20227a875ac8 100644
--- a/Documentation/devicetree/bindings/pci/mediatek-pcie.txt
+++ b/Documentation/devicetree/bindings/pci/mediatek-pcie.txt
@@ -78,7 +78,7 @@ Examples for MT7623:
78 #reset-cells = <1>; 78 #reset-cells = <1>;
79 }; 79 };
80 80
81 pcie: pcie-controller@1a140000 { 81 pcie: pcie@1a140000 {
82 compatible = "mediatek,mt7623-pcie"; 82 compatible = "mediatek,mt7623-pcie";
83 device_type = "pci"; 83 device_type = "pci";
84 reg = <0 0x1a140000 0 0x1000>, /* PCIe shared registers */ 84 reg = <0 0x1a140000 0 0x1000>, /* PCIe shared registers */
@@ -111,7 +111,6 @@ Examples for MT7623:
111 0x83000000 0 0x60000000 0 0x60000000 0 0x10000000>; /* memory space */ 111 0x83000000 0 0x60000000 0 0x60000000 0 0x10000000>; /* memory space */
112 112
113 pcie@0,0 { 113 pcie@0,0 {
114 device_type = "pci";
115 reg = <0x0000 0 0 0 0>; 114 reg = <0x0000 0 0 0 0>;
116 #address-cells = <3>; 115 #address-cells = <3>;
117 #size-cells = <2>; 116 #size-cells = <2>;
@@ -123,7 +122,6 @@ Examples for MT7623:
123 }; 122 };
124 123
125 pcie@1,0 { 124 pcie@1,0 {
126 device_type = "pci";
127 reg = <0x0800 0 0 0 0>; 125 reg = <0x0800 0 0 0 0>;
128 #address-cells = <3>; 126 #address-cells = <3>;
129 #size-cells = <2>; 127 #size-cells = <2>;
@@ -135,7 +133,6 @@ Examples for MT7623:
135 }; 133 };
136 134
137 pcie@2,0 { 135 pcie@2,0 {
138 device_type = "pci";
139 reg = <0x1000 0 0 0 0>; 136 reg = <0x1000 0 0 0 0>;
140 #address-cells = <3>; 137 #address-cells = <3>;
141 #size-cells = <2>; 138 #size-cells = <2>;
@@ -148,6 +145,7 @@ Examples for MT7623:
148 }; 145 };
149 146
150Examples for MT2712: 147Examples for MT2712:
148
151 pcie: pcie@11700000 { 149 pcie: pcie@11700000 {
152 compatible = "mediatek,mt2712-pcie"; 150 compatible = "mediatek,mt2712-pcie";
153 device_type = "pci"; 151 device_type = "pci";
@@ -169,7 +167,6 @@ Examples for MT2712:
169 ranges = <0x82000000 0 0x20000000 0x0 0x20000000 0 0x10000000>; 167 ranges = <0x82000000 0 0x20000000 0x0 0x20000000 0 0x10000000>;
170 168
171 pcie0: pcie@0,0 { 169 pcie0: pcie@0,0 {
172 device_type = "pci";
173 reg = <0x0000 0 0 0 0>; 170 reg = <0x0000 0 0 0 0>;
174 #address-cells = <3>; 171 #address-cells = <3>;
175 #size-cells = <2>; 172 #size-cells = <2>;
@@ -189,7 +186,6 @@ Examples for MT2712:
189 }; 186 };
190 187
191 pcie1: pcie@1,0 { 188 pcie1: pcie@1,0 {
192 device_type = "pci";
193 reg = <0x0800 0 0 0 0>; 189 reg = <0x0800 0 0 0 0>;
194 #address-cells = <3>; 190 #address-cells = <3>;
195 #size-cells = <2>; 191 #size-cells = <2>;
@@ -210,6 +206,7 @@ Examples for MT2712:
210 }; 206 };
211 207
212Examples for MT7622: 208Examples for MT7622:
209
213 pcie: pcie@1a140000 { 210 pcie: pcie@1a140000 {
214 compatible = "mediatek,mt7622-pcie"; 211 compatible = "mediatek,mt7622-pcie";
215 device_type = "pci"; 212 device_type = "pci";
@@ -243,7 +240,6 @@ Examples for MT7622:
243 ranges = <0x82000000 0 0x20000000 0x0 0x20000000 0 0x10000000>; 240 ranges = <0x82000000 0 0x20000000 0x0 0x20000000 0 0x10000000>;
244 241
245 pcie0: pcie@0,0 { 242 pcie0: pcie@0,0 {
246 device_type = "pci";
247 reg = <0x0000 0 0 0 0>; 243 reg = <0x0000 0 0 0 0>;
248 #address-cells = <3>; 244 #address-cells = <3>;
249 #size-cells = <2>; 245 #size-cells = <2>;
@@ -263,7 +259,6 @@ Examples for MT7622:
263 }; 259 };
264 260
265 pcie1: pcie@1,0 { 261 pcie1: pcie@1,0 {
266 device_type = "pci";
267 reg = <0x0800 0 0 0 0>; 262 reg = <0x0800 0 0 0 0>;
268 #address-cells = <3>; 263 #address-cells = <3>;
269 #size-cells = <2>; 264 #size-cells = <2>;