aboutsummaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorStephen Boyd <sboyd@codeaurora.org>2015-11-17 20:12:29 -0500
committerAndy Gross <andy.gross@linaro.org>2016-02-24 01:13:54 -0500
commit0804308fdd3cf5fe6ca6452fab1c9b471562e8e7 (patch)
tree1800f116af263040ae7e218840410b14567e92ad
parent38757eb3ca3436e503a1ab675aad4eb10a65ae0c (diff)
arm64: dts: qcom: Add pm8994 gpios and MPPs
Add the gpio and MPP devices to the pm8994 pmic dts. Signed-off-by: Stephen Boyd <sboyd@codeaurora.org> Signed-off-by: Andy Gross <andy.gross@linaro.org>
-rw-r--r--arch/arm64/boot/dts/qcom/pm8994.dtsi43
1 files changed, 43 insertions, 0 deletions
diff --git a/arch/arm64/boot/dts/qcom/pm8994.dtsi b/arch/arm64/boot/dts/qcom/pm8994.dtsi
index e61b376f0b7c..1222d2e904f6 100644
--- a/arch/arm64/boot/dts/qcom/pm8994.dtsi
+++ b/arch/arm64/boot/dts/qcom/pm8994.dtsi
@@ -8,6 +8,49 @@
8 reg = <0x0 SPMI_USID>; 8 reg = <0x0 SPMI_USID>;
9 #address-cells = <1>; 9 #address-cells = <1>;
10 #size-cells = <0>; 10 #size-cells = <0>;
11
12 pm8994_gpios: gpios@c000 {
13 compatible = "qcom,pm8994-gpio";
14 reg = <0xc000>;
15 gpio-controller;
16 #gpio-cells = <2>;
17 interrupts = <0 0xc0 0 IRQ_TYPE_NONE>,
18 <0 0xc1 0 IRQ_TYPE_NONE>,
19 <0 0xc2 0 IRQ_TYPE_NONE>,
20 <0 0xc3 0 IRQ_TYPE_NONE>,
21 <0 0xc4 0 IRQ_TYPE_NONE>,
22 <0 0xc5 0 IRQ_TYPE_NONE>,
23 <0 0xc6 0 IRQ_TYPE_NONE>,
24 <0 0xc7 0 IRQ_TYPE_NONE>,
25 <0 0xc8 0 IRQ_TYPE_NONE>,
26 <0 0xc9 0 IRQ_TYPE_NONE>,
27 <0 0xca 0 IRQ_TYPE_NONE>,
28 <0 0xcb 0 IRQ_TYPE_NONE>,
29 <0 0xcc 0 IRQ_TYPE_NONE>,
30 <0 0xcd 0 IRQ_TYPE_NONE>,
31 <0 0xce 0 IRQ_TYPE_NONE>,
32 <0 0xd0 0 IRQ_TYPE_NONE>,
33 <0 0xd1 0 IRQ_TYPE_NONE>,
34 <0 0xd2 0 IRQ_TYPE_NONE>,
35 <0 0xd3 0 IRQ_TYPE_NONE>,
36 <0 0xd4 0 IRQ_TYPE_NONE>,
37 <0 0xd5 0 IRQ_TYPE_NONE>;
38 };
39
40 pm8994_mpps: mpps@a000 {
41 compatible = "qcom,pm8994-mpp";
42 reg = <0xa000>;
43 gpio-controller;
44 #gpio-cells = <2>;
45 interrupts = <0 0xa0 0 IRQ_TYPE_NONE>,
46 <0 0xa1 0 IRQ_TYPE_NONE>,
47 <0 0xa2 0 IRQ_TYPE_NONE>,
48 <0 0xa3 0 IRQ_TYPE_NONE>,
49 <0 0xa4 0 IRQ_TYPE_NONE>,
50 <0 0xa5 0 IRQ_TYPE_NONE>,
51 <0 0xa6 0 IRQ_TYPE_NONE>,
52 <0 0xa7 0 IRQ_TYPE_NONE>;
53 };
11 }; 54 };
12 55
13 pmic@1 { 56 pmic@1 {