aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/clk/tegra/clk-tegra-periph.c
Commit message (Expand)AuthorAge
* clk: tegra: Mark timer clock as criticalThierry Reding2016-06-22
* clk: tegra: Squash sor1 safe/brick/src into a single muxThierry Reding2016-06-17
* clk: tegra: dpaux and dpaux1 are fixed factor clocksThierry Reding2016-04-28
* clk: tegra: Add dpaux1 clockThierry Reding2016-04-28
* clk: tegra: Use correct parent for dpaux clockThierry Reding2016-04-28
* clk: tegra: Special-case mipi-cal parent on Tegra114Thierry Reding2016-04-28
* clk: tegra: Constify peripheral clock registersThierry Reding2016-04-28
* clk: tegra: Add the APB2APE audio clock on Tegra210Jon Hunter2016-02-02
* clk: tegra: Fix the misnaming of nvenc from msencRhyland Klein2016-02-02
* clk: tegra: Fix divider on VI_I2CRhyland Klein2016-01-25
* clk: tegra: periph: Add new periph clks and muxes for Tegra210Rhyland Klein2015-11-20
* clk: tegra: Properly include clk.hStephen Boyd2015-07-20
* clk: tegra: Fix a bunch of sparse warningsThierry Reding2015-04-10
* clk: tegra: Define PLLD_DSI and remove dsia(b)_muxMark Zhang2015-02-02
* clk: tegra: SDMMC controllers are on APBAndrew Bresticker2015-02-02
* clk: tegra: fix vi_sensor clocks on Tegra124Peter De Schrijver2014-06-25
* clk: tegra: Fix xusb_hs_src clock hierarchyAndrew Bresticker2014-05-23
* clk: tegra: Fix xusb_fs_src muxJim Lin2014-05-23
* clk: tegra: Fix vic03 mux indexPeter De Schrijver2014-02-20
* clk: tegra: fix sdmmc clks on Tegra1x4Andrew Bresticker2014-02-17
* clk: tegra: Correct clock number for UARTEThierry Reding2014-02-17
* clk: tegra124: Add new peripheral clocksPeter De Schrijver2013-11-26
* clk: tegra: add TEGRA_PERIPH_NO_GATEPeter De Schrijver2013-11-26
* clk: tegra: add locking to periph clksPeter De Schrijver2013-11-26
* clk: tegra: move periph clocks to common filePeter De Schrijver2013-11-26