aboutsummaryrefslogtreecommitdiffstats
path: root/include/dt-bindings
diff options
context:
space:
mode:
authorSergei Shtylyov <sergei.shtylyov@cogentembedded.com>2016-07-27 17:01:01 -0400
committerSimon Horman <horms+renesas@verge.net.au>2016-08-09 08:37:05 -0400
commit975fb77f874be95e50e653e90bcbcf09c08e66c2 (patch)
treecf18cc66341630e9bd33fbeec0835d671909b876 /include/dt-bindings
parent2a29f9d6fea82485941449c2328af5b2a4ea636f (diff)
ARM: dts: r8a7794: add MSTP10 clocks
Add MSTP10 clocks to the R8A7794 device tree. This patch is based on the commit ee9141522dcf ("ARM: shmobile: r8a7791: add MSTP10 support on DTSI"). Signed-off-by: Sergei Shtylyov <sergei.shtylyov@cogentembedded.com> Acked-by: Kuninori Morimoto <kuninori.morimoto.gx@renesas.com> Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be> Signed-off-by: Simon Horman <horms+renesas@verge.net.au>
Diffstat (limited to 'include/dt-bindings')
-rw-r--r--include/dt-bindings/clock/r8a7794-clock.h24
1 files changed, 24 insertions, 0 deletions
diff --git a/include/dt-bindings/clock/r8a7794-clock.h b/include/dt-bindings/clock/r8a7794-clock.h
index f8279eca033e..9d02f5317c7c 100644
--- a/include/dt-bindings/clock/r8a7794-clock.h
+++ b/include/dt-bindings/clock/r8a7794-clock.h
@@ -108,6 +108,30 @@
108#define R8A7794_CLK_I2C1 30 108#define R8A7794_CLK_I2C1 30
109#define R8A7794_CLK_I2C0 31 109#define R8A7794_CLK_I2C0 31
110 110
111/* MSTP10 */
112#define R8A7794_CLK_SSI_ALL 5
113#define R8A7794_CLK_SSI9 6
114#define R8A7794_CLK_SSI8 7
115#define R8A7794_CLK_SSI7 8
116#define R8A7794_CLK_SSI6 9
117#define R8A7794_CLK_SSI5 10
118#define R8A7794_CLK_SSI4 11
119#define R8A7794_CLK_SSI3 12
120#define R8A7794_CLK_SSI2 13
121#define R8A7794_CLK_SSI1 14
122#define R8A7794_CLK_SSI0 15
123#define R8A7794_CLK_SCU_ALL 17
124#define R8A7794_CLK_SCU_DVC1 18
125#define R8A7794_CLK_SCU_DVC0 19
126#define R8A7794_CLK_SCU_CTU1_MIX1 20
127#define R8A7794_CLK_SCU_CTU0_MIX0 21
128#define R8A7794_CLK_SCU_SRC6 25
129#define R8A7794_CLK_SCU_SRC5 26
130#define R8A7794_CLK_SCU_SRC4 27
131#define R8A7794_CLK_SCU_SRC3 28
132#define R8A7794_CLK_SCU_SRC2 29
133#define R8A7794_CLK_SCU_SRC1 30
134
111/* MSTP11 */ 135/* MSTP11 */
112#define R8A7794_CLK_SCIFA3 6 136#define R8A7794_CLK_SCIFA3 6
113#define R8A7794_CLK_SCIFA4 7 137#define R8A7794_CLK_SCIFA4 7