ARM: realview: make all header files local

Nothing includes these files any more, so we can simply move them
from arch/arm/mach-realview/include/mach/ to arch/arm/mach-realview.

Signed-off-by: Arnd Bergmann <arnd@arndb.de>
[Two fixes added to make everything compile]
Signed-off-by: Linus Walleij <linus.walleij@linaro.org>

1 files changed, 0 insertions, 83 deletions

diff --git a/arch/arm/mach-realview/include/mach/board-pb1176.h b/arch/arm/mach-realview/include/mach/board-pb1176.h
deleted file mode 100644
index 2a15fef94730..000000000000
--- a/arch/arm/mach-realview/include/mach/board-pb1176.h
+++ /dev/null
@@ -1,83 +0,0 @@
-/*
- * arch/arm/mach-realview/include/mach/board-pb1176.h
- *
- * Copyright (C) 2008 ARM Limited
- *
- * This program is free software; you can redistribute it and/or modify
- * it under the terms of the GNU General Public License version 2 as
- * published by the Free Software Foundation.
- *
- * This program is distributed in the hope that it will be useful,
- * but WITHOUT ANY WARRANTY; without even the implied warranty of
- * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
- * GNU General Public License for more details.
- *
- * You should have received a copy of the GNU General Public License
- * along with this program; if not, write to the Free Software
- * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston,
- * MA 02110-1301, USA.
- */
-
-#ifndef __ASM_ARCH_BOARD_PB1176_H
-#define __ASM_ARCH_BOARD_PB1176_H
-
-#include <mach/platform.h>
-
-/*
- * Peripheral addresses
- */
-#define REALVIEW_PB1176_UART4_BASE              0x10009000 /* UART 4 */
-#define REALVIEW_PB1176_SCTL_BASE               0x10100000 /* System controller */
-#define REALVIEW_PB1176_SMC_BASE                0x10111000 /* SMC */
-#define REALVIEW_PB1176_DMC_BASE                0x10109000 /* DMC configuration */
-#define REALVIEW_PB1176_SDRAM67_BASE            0x70000000 /* SDRAM banks 6 and 7 */
-#define REALVIEW_PB1176_FLASH_BASE              0x30000000
-#define REALVIEW_PB1176_FLASH_SIZE              SZ_64M
-#define REALVIEW_PB1176_SEC_FLASH_BASE          0x3C000000 /* Secure flash */
-#define REALVIEW_PB1176_SEC_FLASH_SIZE          SZ_64M
-
-#define REALVIEW_PB1176_TIMER0_1_BASE           0x10104000 /* Timer 0 and 1 */
-#define REALVIEW_PB1176_TIMER2_3_BASE           0x10105000 /* Timer 2 and 3 */
-#define REALVIEW_PB1176_TIMER4_5_BASE           0x10106000 /* Timer 4 and 5 */
-#define REALVIEW_PB1176_WATCHDOG_BASE           0x10107000 /* watchdog interface */
-#define REALVIEW_PB1176_RTC_BASE                0x10108000 /* Real Time Clock */
-#define REALVIEW_PB1176_GPIO0_BASE              0x1010A000 /* GPIO port 0 */
-#define REALVIEW_PB1176_SSP_BASE                0x1010B000 /* Synchronous Serial Port */
-#define REALVIEW_PB1176_UART0_BASE              0x1010C000 /* UART 0 */
-#define REALVIEW_PB1176_UART1_BASE              0x1010D000 /* UART 1 */
-#define REALVIEW_PB1176_UART2_BASE              0x1010E000 /* UART 2 */
-#define REALVIEW_PB1176_UART3_BASE              0x1010F000 /* UART 3 */
-#define REALVIEW_PB1176_CLCD_BASE               0x10112000 /* CLCD */
-#define REALVIEW_PB1176_ETH_BASE                0x3A000000 /* Ethernet */
-#define REALVIEW_PB1176_USB_BASE                0x3B000000 /* USB */
-
-/*
- * PCI regions
- */
-#define REALVIEW_PB1176_PCI_BASE                0x60000000 /* PCI self config */
-#define REALVIEW_PB1176_PCI_CFG_BASE            0x61000000 /* PCI config */
-#define REALVIEW_PB1176_PCI_IO_BASE0            0x62000000 /* PCI IO region */
-#define REALVIEW_PB1176_PCI_MEM_BASE0           0x63000000 /* Memory region 1 */
-#define REALVIEW_PB1176_PCI_MEM_BASE1           0x64000000 /* Memory region 2 */
-#define REALVIEW_PB1176_PCI_MEM_BASE2           0x68000000 /* Memory region 3 */
-
-#define REALVIEW_PB1176_PCI_BASE_SIZE           0x01000000 /* 16MB */
-#define REALVIEW_PB1176_PCI_CFG_BASE_SIZE       0x01000000 /* 16MB */
-#define REALVIEW_PB1176_PCI_IO_BASE0_SIZE       0x01000000 /* 16MB */
-#define REALVIEW_PB1176_PCI_MEM_BASE0_SIZE      0x01000000 /* 16MB */
-#define REALVIEW_PB1176_PCI_MEM_BASE1_SIZE      0x04000000 /* 64MB */
-#define REALVIEW_PB1176_PCI_MEM_BASE2_SIZE      0x08000000 /* 128MB */
-
-#define REALVIEW_DC1176_GIC_CPU_BASE            0x10120000 /* GIC CPU interface, on devchip */
-#define REALVIEW_DC1176_GIC_DIST_BASE           0x10121000 /* GIC distributor, on devchip */
-#define REALVIEW_DC1176_ROM_BASE                0x10200000 /* 16KiB NRAM preudo-ROM, on devchip */
-#define REALVIEW_PB1176_GIC_CPU_BASE            0x10040000 /* GIC CPU interface, on FPGA */
-#define REALVIEW_PB1176_GIC_DIST_BASE           0x10041000 /* GIC distributor, on FPGA */
-#define REALVIEW_PB1176_L220_BASE               0x10110000 /* L220 registers */
-
-/*
- * Control register SYS_RESETCTL Bit 8 is set to 1 to force a soft reset
- */
-#define REALVIEW_PB1176_SYS_SOFT_RESET    0x0100
-
-#endif  /* __ASM_ARCH_BOARD_PB1176_H */