aboutsummaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorThierry Reding <treding@nvidia.com>2015-11-16 01:15:55 -0500
committerThierry Reding <treding@nvidia.com>2015-11-24 10:47:24 -0500
commit9544595262f32f0e6dd6e0170e31ca8582c9cbb0 (patch)
tree334c51bb732fb50828e02e6c5c419fa39a38713b
parent099a6644f5be438dd63c81ba942e7ffbb2c59099 (diff)
soc/tegra: Add Tegra210 support
Also known as Tegra X1, the Tegra210 has four Cortex-A57 cores paired with four Cortex-A53 cores in a switched configuration. It features a GPU using the Maxwell architecture with support for DX11, SM4, OpenGL 4.5, OpenGL ES 3.1 and providing 256 CUDA cores. It supports hardware accelerated en- and decoding of various video standards including H.265, H.264 and VP8 at 4K resolutions and up to 60 fps. Besides the multimedia features it also comes with a variety of I/O controllers such as GPIO, I2C, SPI, SDHCI, PCIe, SATA and XHCI, to name only a few. Add a Kconfig option for Tegra210 to allow SoC-specific support to be enabled for this new generation. Signed-off-by: Thierry Reding <treding@nvidia.com>
-rw-r--r--drivers/soc/tegra/Kconfig18
1 files changed, 18 insertions, 0 deletions
diff --git a/drivers/soc/tegra/Kconfig b/drivers/soc/tegra/Kconfig
index fe59d1fbd3c4..7e35dfe52af5 100644
--- a/drivers/soc/tegra/Kconfig
+++ b/drivers/soc/tegra/Kconfig
@@ -65,5 +65,23 @@ config ARCH_TEGRA_132_SOC
65 but contains an NVIDIA Denver CPU complex in place of 65 but contains an NVIDIA Denver CPU complex in place of
66 Tegra124's "4+1" Cortex-A15 CPU complex. 66 Tegra124's "4+1" Cortex-A15 CPU complex.
67 67
68config ARCH_TEGRA_210_SOC
69 bool "NVIDIA Tegra210 SoC"
70 select PINCTRL_TEGRA210
71 select USB_ULPI if USB_PHY
72 select USB_ULPI_VIEWPORT if USB_PHY
73 help
74 Enable support for the NVIDIA Tegra210 SoC. Also known as Tegra X1,
75 the Tegra210 has four Cortex-A57 cores paired with four Cortex-A53
76 cores in a switched configuration. It features a GPU of the Maxwell
77 architecture with support for DX11, SM4, OpenGL 4.5, OpenGL ES 3.1
78 and providing 256 CUDA cores. It supports hardware-accelerated en-
79 and decoding of various video standards including H.265, H.264 and
80 VP8 at 4K resolution and up to 60 fps.
81
82 Besides the multimedia features it also comes with a variety of I/O
83 controllers, such as GPIO, I2C, SPI, SDHCI, PCIe, SATA and XHCI, to
84 name only a few.
85
68endif 86endif
69endif 87endif