summaryrefslogtreecommitdiffstats
path: root/arch/riscv/mm/init.c
Commit message (Expand)AuthorAge
* riscv: init: merge split string literals in preprocessor directivePaul Walmsley2019-10-28
* riscv: add prototypes for assembly language functions from head.SPaul Walmsley2019-10-28
* riscv: Fix undefined reference to vmemmap_populate_basepagesKefeng Wang2019-10-23
* riscv: Fix memblock reservation for device tree blobAlbert Ou2019-10-01
* RISC-V: Implement sparsememLogan Gunthorpe2019-08-30
* riscv: Using CSR numbers to access CSRsBin Meng2019-08-30
* RISC-V: Setup initial page tables in two stagesAnup Patel2019-07-09
* riscv: remove free_initrd_memChristoph Hellwig2019-07-04
* RISC-V: Fix memory reservation in setup_bootmem()Anup Patel2019-07-01
* treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 286Thomas Gleixner2019-06-05
* riscv: switch over to generic free_initmem()Mike Rapoport2019-05-14
* RISC-V: Fix Maximum Physical Memory 2GiB option for 64bit systemsAnup Patel2019-04-10
* RISC-V: Always compile mm/init.c with cmodel=medany and notraceAnup Patel2019-03-26
* RISC-V: Free-up initrd in free_initrd_mem()Anup Patel2019-02-21
* RISC-V: Implement compile-time fixed mappingsAnup Patel2019-02-21
* RISC-V: Move setup_vm() to mm/init.cAnup Patel2019-02-21
* RISC-V: Move setup_bootmem() to mm/init.cAnup Patel2019-02-21
* riscv: fixup max_low_pfn with PFN_DOWN.Guo Ren2019-01-23
* mm: remove include/linux/bootmem.hMike Rapoport2018-10-31
* memblock: rename free_all_bootmem to memblock_free_allMike Rapoport2018-10-31
* RISC-V: Add conditional macro for zone of DMA32Zong Li2018-07-04
* riscv: don't read back satp in paging_initChristoph Hellwig2018-01-30
* riscv: add ZONE_DMA32Christoph Hellwig2018-01-30
* RISC-V: Init and Halt CodePalmer Dabbelt2017-09-26
generated by cgit v1.2.2 (git 2.25.0) at 2025-09-10 11:56:46 -0400