summaryrefslogtreecommitdiffstats
path: root/include/uapi/linux
diff options
context:
space:
mode:
authorPuneet Saxena <puneets@nvidia.com>2017-07-14 08:27:04 -0400
committerSachin Nikam <snikam@nvidia.com>2017-08-29 06:39:43 -0400
commit7d3f574690ff81b257e31f935970d913b9955396 (patch)
tree2e9259294726b584560f05681ad59fe987e809c3 /include/uapi/linux
parent85295edf190bcd24fb786c16eb9cf11f2ada5d08 (diff)
t194: cache: l3 cache
It adds ioctl to get gpu_cpu_ways, gpu_only_ways. It sets gpu_l3_ways(max) and gpu_l3_only_ways(min) to program l3 cache. It exposes debugfs nodes to set/get - - gpu_cpu_ways - gpu_only_ways It also exposes debugfs node to get - - total_ways - L3 cache size Bug 200324092 Change-Id: Ibef7484be30041825ff2324791c9455e4e70bd4d Signed-off-by: Puneet Saxena <puneets@nvidia.com> Reviewed-on: https://git-master.nvidia.com/r/1520534 Reviewed-by: Sachin Nikam <snikam@nvidia.com>
Diffstat (limited to 'include/uapi/linux')
-rw-r--r--include/uapi/linux/t19x_cache.h45
1 files changed, 45 insertions, 0 deletions
diff --git a/include/uapi/linux/t19x_cache.h b/include/uapi/linux/t19x_cache.h
new file mode 100644
index 000000000..98dfd12fa
--- /dev/null
+++ b/include/uapi/linux/t19x_cache.h
@@ -0,0 +1,45 @@
1/*
2 * t19x_cache.h
3 *
4 * declarations for t19x cache
5 *
6 * Copyright (c) 2017, NVIDIA CORPORATION. All rights reserved.
7 *
8 * This program is free software; you can redistribute it and/or modify it
9 * under the terms and conditions of the GNU General Public License,
10 * version 2, as published by the Free Software Foundation.
11 *
12 * This program is distributed in the hope it will be useful, but WITHOUT
13 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
14 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
15 * more details.
16 */
17
18#ifndef __T19x_CACHE_H
19#define __T19x_CACHE_H
20
21#include <linux/ioctl.h>
22#include <linux/types.h>
23
24#define TEGRA_L3_CACHE_IOC_MAGIC 'C'
25
26#if !defined(__KERNEL__)
27#define __user
28#endif
29
30struct tegra_l3_ioctl_data {
31 __u32 igpu_cpu_ways; /* integrated gpu */
32 __u32 igpu_only_ways;
33 __u32 total_ways;
34 __u32 reserved;
35 __u64 size;
36};
37
38#define TEGRA_L3_CACHE_GET_IOCTL_DATA \
39 _IOWR(TEGRA_L3_CACHE_IOC_MAGIC, 1, struct tegra_l3_ioctl_data)
40
41#define TEGRA_L3_CACHE_IOCTL_IOC_MAXNR _IOC_NR(TEGRA_L3_CACHE_GET_IOCTL_DATA)
42#define TEGRA_L3_CACHE_IOCTL_MAX_ARG_SIZE \
43 sizeof(struct tegra_l3_ioctl_data)
44
45#endif /* __T19x_CACHE_H */