blob: e6f70411b3874bf9d5211cf04f1ba0688111b93b (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
|
/*
* general thermal pmu control structures & definitions
*
* Copyright (c) 2016, NVIDIA CORPORATION. All rights reserved.
*
* This program is free software; you can redistribute it and/or modify it
* under the terms and conditions of the GNU General Public License,
* version 2, as published by the Free Software Foundation.
*
* This program is distributed in the hope it will be useful, but WITHOUT
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
* more details.
*/
#ifndef _THRMPMU_H_
#define _THRMPMU_H_
u32 therm_send_pmgr_tables_to_pmu(struct gk20a *g);
u32 therm_set_warn_temp_limit(struct gk20a *g);
#endif
|
