blob: 863574b64ec684454751968faf2361ef04601eb5 (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
|
/*
* Copyright (c) 2016, NVIDIA CORPORATION. All rights reserved.
*
* This program is free software; you can redistribute it and/or modify it
* under the terms and conditions of the GNU General Public License,
* version 2, as published by the Free Software Foundation.
*
* This program is distributed in the hope it will be useful, but WITHOUT
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
* more details.
*/
#include "gk20a/gk20a.h"
#include "thrm.h"
#include "thrmpmu.h"
u32 therm_domain_sw_setup(struct gk20a *g)
{
u32 status;
status = therm_device_sw_setup(g);
if (status) {
nvgpu_err(g,
"error creating boardobjgrp for therm devices, status - 0x%x",
status);
goto exit;
}
status = therm_channel_sw_setup(g);
if (status) {
nvgpu_err(g,
"error creating boardobjgrp for therm channel, status - 0x%x",
status);
goto exit;
}
exit:
return status;
}
u32 therm_domain_pmu_setup(struct gk20a *g)
{
return therm_send_pmgr_tables_to_pmu(g);
}
|
