blob: bc2b4f5269851c2e7d1d453ac7cc8b8713f41c20 (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
|
/*
* Copyright (c) 2016-2017, NVIDIA CORPORATION. All rights reserved.
*
* This program is free software; you can redistribute it and/or modify it
* under the terms and conditions of the GNU General Public License,
* version 2, as published by the Free Software Foundation.
*
* This program is distributed in the hope it will be useful, but WITHOUT
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
* more details.
*/
#ifndef _GPMUIFTHERMSENSOR_H_
#define _GPMUIFTHERMSENSOR_H_
#include "ctrl/ctrltherm.h"
#include "pmuif/gpmuifboardobj.h"
#include <nvgpu/flcnif_cmn.h>
#define NV_PMU_THERM_BOARDOBJGRP_CLASS_ID_THERM_DEVICE 0x00
#define NV_PMU_THERM_BOARDOBJGRP_CLASS_ID_THERM_CHANNEL 0x01
#define NV_PMU_THERM_CMD_ID_BOARDOBJ_GRP_SET 0x0000000B
#define NV_PMU_THERM_MSG_ID_BOARDOBJ_GRP_SET 0x00000008
struct nv_pmu_therm_therm_device_boardobjgrp_set_header {
struct nv_pmu_boardobjgrp_e32 super;
};
struct nv_pmu_therm_therm_device_boardobj_set {
struct nv_pmu_boardobj super;
};
struct nv_pmu_therm_therm_device_i2c_boardobj_set {
struct nv_pmu_therm_therm_device_boardobj_set super;
u8 i2c_dev_idx;
};
union nv_pmu_therm_therm_device_boardobj_set_union {
struct nv_pmu_boardobj board_obj;
struct nv_pmu_therm_therm_device_boardobj_set therm_device;
struct nv_pmu_therm_therm_device_i2c_boardobj_set i2c;
};
NV_PMU_BOARDOBJ_GRP_SET_MAKE_E32(therm, therm_device);
struct nv_pmu_therm_therm_channel_boardobjgrp_set_header {
struct nv_pmu_boardobjgrp_e32 super;
};
struct nv_pmu_therm_therm_channel_boardobj_set {
struct nv_pmu_boardobj super;
s16 scaling;
s16 offset;
s32 temp_min;
s32 temp_max;
};
struct nv_pmu_therm_therm_channel_device_boardobj_set {
struct nv_pmu_therm_therm_channel_boardobj_set super;
u8 therm_dev_idx;
u8 therm_dev_prov_idx;
};
union nv_pmu_therm_therm_channel_boardobj_set_union {
struct nv_pmu_boardobj board_obj;
struct nv_pmu_therm_therm_channel_boardobj_set therm_channel;
struct nv_pmu_therm_therm_channel_device_boardobj_set device;
};
NV_PMU_BOARDOBJ_GRP_SET_MAKE_E32(therm, therm_channel);
#endif
|
