1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
|
/*
* Copyright (c) 2016-2017, NVIDIA CORPORATION. All rights reserved.
*
* This program is free software; you can redistribute it and/or modify it
* under the terms and conditions of the GNU General Public License,
* version 2, as published by the Free Software Foundation.
*
* This program is distributed in the hope it will be useful, but WITHOUT
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
* more details.
*/
#include <nvgpu/pmu.h>
#include "gk20a/gk20a.h"
#include "gp106/bios_gp106.h"
#include "pstate/pstate.h"
static void pmu_handle_rppg_init_msg(struct gk20a *g, struct pmu_msg *msg,
void *param, u32 handle, u32 status)
{
u8 ctrlId = NV_PMU_RPPG_CTRL_ID_MAX;
u32 *success = param;
if (status == 0) {
switch (msg->msg.pg.rppg_msg.cmn.msg_id) {
case NV_PMU_RPPG_MSG_ID_INIT_CTRL_ACK:
ctrlId = msg->msg.pg.rppg_msg.init_ctrl_ack.ctrl_id;
*success = 1;
nvgpu_pmu_dbg(g, "RPPG is acknowledged from PMU %x",
msg->msg.pg.msg_type);
break;
}
}
nvgpu_pmu_dbg(g, "RPPG is acknowledged from PMU %x",
msg->msg.pg.msg_type);
}
static u32 rppg_send_cmd(struct gk20a *g, struct nv_pmu_rppg_cmd *prppg_cmd)
{
struct pmu_cmd cmd;
u32 seq;
u32 status = 0;
u32 success = 0;
memset(&cmd, 0, sizeof(struct pmu_cmd));
cmd.hdr.unit_id = PMU_UNIT_PG;
cmd.hdr.size = PMU_CMD_HDR_SIZE +
sizeof(struct nv_pmu_rppg_cmd);
cmd.cmd.pg.rppg_cmd.cmn.cmd_type = PMU_PMU_PG_CMD_ID_RPPG;
cmd.cmd.pg.rppg_cmd.cmn.cmd_id = prppg_cmd->cmn.cmd_id;
switch (prppg_cmd->cmn.cmd_id) {
case NV_PMU_RPPG_CMD_ID_INIT:
break;
case NV_PMU_RPPG_CMD_ID_INIT_CTRL:
cmd.cmd.pg.rppg_cmd.init_ctrl.ctrl_id =
prppg_cmd->init_ctrl.ctrl_id;
cmd.cmd.pg.rppg_cmd.init_ctrl.domain_id =
prppg_cmd->init_ctrl.domain_id;
break;
case NV_PMU_RPPG_CMD_ID_STATS_RESET:
cmd.cmd.pg.rppg_cmd.stats_reset.ctrl_id =
prppg_cmd->stats_reset.ctrl_id;
break;
default:
nvgpu_err(g, "Inivalid RPPG command %d",
prppg_cmd->cmn.cmd_id);
return -1;
}
status = nvgpu_pmu_cmd_post(g, &cmd, NULL, NULL, PMU_COMMAND_QUEUE_HPQ,
pmu_handle_rppg_init_msg, &success, &seq, ~0);
if (status) {
nvgpu_err(g, "Unable to submit parameter command %d",
prppg_cmd->cmn.cmd_id);
goto exit;
}
if (prppg_cmd->cmn.cmd_id == NV_PMU_RPPG_CMD_ID_INIT_CTRL) {
pmu_wait_message_cond(&g->pmu, gk20a_get_gr_idle_timeout(g),
&success, 1);
if (success == 0) {
status = -EINVAL;
nvgpu_err(g, "Ack for the parameter command %x",
prppg_cmd->cmn.cmd_id);
}
}
exit:
return status;
}
static u32 rppg_init(struct gk20a *g)
{
struct nv_pmu_rppg_cmd rppg_cmd;
rppg_cmd.init.cmd_id = NV_PMU_RPPG_CMD_ID_INIT;
return rppg_send_cmd(g, &rppg_cmd);
}
static u32 rppg_ctrl_init(struct gk20a *g, u8 ctrl_id)
{
struct nv_pmu_rppg_cmd rppg_cmd;
rppg_cmd.init_ctrl.cmd_id = NV_PMU_RPPG_CMD_ID_INIT_CTRL;
rppg_cmd.init_ctrl.ctrl_id = ctrl_id;
switch (ctrl_id) {
case NV_PMU_RPPG_CTRL_ID_GR:
case NV_PMU_RPPG_CTRL_ID_MS:
rppg_cmd.init_ctrl.domain_id = NV_PMU_RPPG_DOMAIN_ID_GFX;
break;
}
return rppg_send_cmd(g, &rppg_cmd);
}
u32 init_rppg(struct gk20a *g)
{
u32 status;
status = rppg_init(g);
if (status != 0) {
nvgpu_err(g,
"Failed to initialize RPPG in PMU: 0x%08x", status);
return status;
}
status = rppg_ctrl_init(g, NV_PMU_RPPG_CTRL_ID_GR);
if (status != 0) {
nvgpu_err(g,
"Failed to initialize RPPG_CTRL: GR in PMU: 0x%08x",
status);
return status;
}
status = rppg_ctrl_init(g, NV_PMU_RPPG_CTRL_ID_MS);
if (status != 0) {
nvgpu_err(g,
"Failed to initialize RPPG_CTRL: MS in PMU: 0x%08x",
status);
return status;
}
return status;
}
|
