1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
|
/*
* Copyright (c) 2017, NVIDIA CORPORATION. All rights reserved.
*
* Permission is hereby granted, free of charge, to any person obtaining a
* copy of this software and associated documentation files (the "Software"),
* to deal in the Software without restriction, including without limitation
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
* and/or sell copies of the Software, and to permit persons to whom the
* Software is furnished to do so, subject to the following conditions:
*
* The above copyright notice and this permission notice shall be included in
* all copies or substantial portions of the Software.
*
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
* DEALINGS IN THE SOFTWARE.
*/
/*
* Function naming determines intended use:
*
* <x>_r(void) : Returns the offset for register <x>.
*
* <x>_o(void) : Returns the offset for element <x>.
*
* <x>_w(void) : Returns the word offset for word (4 byte) element <x>.
*
* <x>_<y>_s(void) : Returns size of field <y> of register <x> in bits.
*
* <x>_<y>_f(u32 v) : Returns a value based on 'v' which has been shifted
* and masked to place it at field <y> of register <x>. This value
* can be |'d with others to produce a full register value for
* register <x>.
*
* <x>_<y>_m(void) : Returns a mask for field <y> of register <x>. This
* value can be ~'d and then &'d to clear the value of field <y> for
* register <x>.
*
* <x>_<y>_<z>_f(void) : Returns the constant value <z> after being shifted
* to place it at field <y> of register <x>. This value can be |'d
* with others to produce a full register value for <x>.
*
* <x>_<y>_v(u32 r) : Returns the value of field <y> from a full register
* <x> value 'r' after being shifted to place its LSB at bit 0.
* This value is suitable for direct comparison with other unshifted
* values appropriate for use in field <y> of register <x>.
*
* <x>_<y>_<z>_v(void) : Returns the constant value for <z> defined for
* field <y> of register <x>. This value is suitable for direct
* comparison with unshifted values appropriate for use in field <y>
* of register <x>.
*/
#ifndef _hw_pbdma_gv100_h_
#define _hw_pbdma_gv100_h_
static inline u32 pbdma_gp_entry1_r(void)
{
return 0x10000004U;
}
static inline u32 pbdma_gp_entry1_get_hi_v(u32 r)
{
return (r >> 0U) & 0xffU;
}
static inline u32 pbdma_gp_entry1_length_f(u32 v)
{
return (v & 0x1fffffU) << 10U;
}
static inline u32 pbdma_gp_entry1_length_v(u32 r)
{
return (r >> 10U) & 0x1fffffU;
}
static inline u32 pbdma_gp_base_r(u32 i)
{
return 0x00040048U + i*8192U;
}
static inline u32 pbdma_gp_base__size_1_v(void)
{
return 0x0000000eU;
}
static inline u32 pbdma_gp_base_offset_f(u32 v)
{
return (v & 0x1fffffffU) << 3U;
}
static inline u32 pbdma_gp_base_rsvd_s(void)
{
return 3U;
}
static inline u32 pbdma_gp_base_hi_r(u32 i)
{
return 0x0004004cU + i*8192U;
}
static inline u32 pbdma_gp_base_hi_offset_f(u32 v)
{
return (v & 0xffU) << 0U;
}
static inline u32 pbdma_gp_base_hi_limit2_f(u32 v)
{
return (v & 0x1fU) << 16U;
}
static inline u32 pbdma_gp_fetch_r(u32 i)
{
return 0x00040050U + i*8192U;
}
static inline u32 pbdma_gp_get_r(u32 i)
{
return 0x00040014U + i*8192U;
}
static inline u32 pbdma_gp_put_r(u32 i)
{
return 0x00040000U + i*8192U;
}
static inline u32 pbdma_pb_fetch_r(u32 i)
{
return 0x00040054U + i*8192U;
}
static inline u32 pbdma_pb_fetch_hi_r(u32 i)
{
return 0x00040058U + i*8192U;
}
static inline u32 pbdma_get_r(u32 i)
{
return 0x00040018U + i*8192U;
}
static inline u32 pbdma_get_hi_r(u32 i)
{
return 0x0004001cU + i*8192U;
}
static inline u32 pbdma_put_r(u32 i)
{
return 0x0004005cU + i*8192U;
}
static inline u32 pbdma_put_hi_r(u32 i)
{
return 0x00040060U + i*8192U;
}
static inline u32 pbdma_pb_header_r(u32 i)
{
return 0x00040084U + i*8192U;
}
static inline u32 pbdma_pb_header_priv_user_f(void)
{
return 0x0U;
}
static inline u32 pbdma_pb_header_method_zero_f(void)
{
return 0x0U;
}
static inline u32 pbdma_pb_header_subchannel_zero_f(void)
{
return 0x0U;
}
static inline u32 pbdma_pb_header_level_main_f(void)
{
return 0x0U;
}
static inline u32 pbdma_pb_header_first_true_f(void)
{
return 0x400000U;
}
static inline u32 pbdma_pb_header_type_inc_f(void)
{
return 0x20000000U;
}
static inline u32 pbdma_pb_header_type_non_inc_f(void)
{
return 0x60000000U;
}
static inline u32 pbdma_hdr_shadow_r(u32 i)
{
return 0x00040118U + i*8192U;
}
static inline u32 pbdma_subdevice_r(u32 i)
{
return 0x00040094U + i*8192U;
}
static inline u32 pbdma_subdevice_id_f(u32 v)
{
return (v & 0xfffU) << 0U;
}
static inline u32 pbdma_subdevice_status_active_f(void)
{
return 0x10000000U;
}
static inline u32 pbdma_subdevice_channel_dma_enable_f(void)
{
return 0x20000000U;
}
static inline u32 pbdma_method0_r(u32 i)
{
return 0x000400c0U + i*8192U;
}
static inline u32 pbdma_method0_fifo_size_v(void)
{
return 0x00000004U;
}
static inline u32 pbdma_method0_addr_f(u32 v)
{
return (v & 0xfffU) << 2U;
}
static inline u32 pbdma_method0_addr_v(u32 r)
{
return (r >> 2U) & 0xfffU;
}
static inline u32 pbdma_method0_subch_v(u32 r)
{
return (r >> 16U) & 0x7U;
}
static inline u32 pbdma_method0_first_true_f(void)
{
return 0x400000U;
}
static inline u32 pbdma_method0_valid_true_f(void)
{
return 0x80000000U;
}
static inline u32 pbdma_method1_r(u32 i)
{
return 0x000400c8U + i*8192U;
}
static inline u32 pbdma_method2_r(u32 i)
{
return 0x000400d0U + i*8192U;
}
static inline u32 pbdma_method3_r(u32 i)
{
return 0x000400d8U + i*8192U;
}
static inline u32 pbdma_data0_r(u32 i)
{
return 0x000400c4U + i*8192U;
}
static inline u32 pbdma_acquire_r(u32 i)
{
return 0x00040030U + i*8192U;
}
static inline u32 pbdma_acquire_retry_man_2_f(void)
{
return 0x2U;
}
static inline u32 pbdma_acquire_retry_exp_2_f(void)
{
return 0x100U;
}
static inline u32 pbdma_acquire_timeout_exp_f(u32 v)
{
return (v & 0xfU) << 11U;
}
static inline u32 pbdma_acquire_timeout_exp_max_v(void)
{
return 0x0000000fU;
}
static inline u32 pbdma_acquire_timeout_exp_max_f(void)
{
return 0x7800U;
}
static inline u32 pbdma_acquire_timeout_man_f(u32 v)
{
return (v & 0xffffU) << 15U;
}
static inline u32 pbdma_acquire_timeout_man_max_v(void)
{
return 0x0000ffffU;
}
static inline u32 pbdma_acquire_timeout_man_max_f(void)
{
return 0x7fff8000U;
}
static inline u32 pbdma_acquire_timeout_en_enable_f(void)
{
return 0x80000000U;
}
static inline u32 pbdma_acquire_timeout_en_disable_f(void)
{
return 0x0U;
}
static inline u32 pbdma_status_r(u32 i)
{
return 0x00040100U + i*8192U;
}
static inline u32 pbdma_channel_r(u32 i)
{
return 0x00040120U + i*8192U;
}
static inline u32 pbdma_signature_r(u32 i)
{
return 0x00040010U + i*8192U;
}
static inline u32 pbdma_signature_hw_valid_f(void)
{
return 0xfaceU;
}
static inline u32 pbdma_signature_sw_zero_f(void)
{
return 0x0U;
}
static inline u32 pbdma_userd_r(u32 i)
{
return 0x00040008U + i*8192U;
}
static inline u32 pbdma_userd_target_vid_mem_f(void)
{
return 0x0U;
}
static inline u32 pbdma_userd_target_sys_mem_coh_f(void)
{
return 0x2U;
}
static inline u32 pbdma_userd_target_sys_mem_ncoh_f(void)
{
return 0x3U;
}
static inline u32 pbdma_userd_addr_f(u32 v)
{
return (v & 0x7fffffU) << 9U;
}
static inline u32 pbdma_config_r(u32 i)
{
return 0x000400f4U + i*8192U;
}
static inline u32 pbdma_config_l2_evict_first_f(void)
{
return 0x0U;
}
static inline u32 pbdma_config_l2_evict_normal_f(void)
{
return 0x1U;
}
static inline u32 pbdma_config_l2_evict_last_f(void)
{
return 0x2U;
}
static inline u32 pbdma_config_ce_split_enable_f(void)
{
return 0x0U;
}
static inline u32 pbdma_config_ce_split_disable_f(void)
{
return 0x10U;
}
static inline u32 pbdma_config_auth_level_non_privileged_f(void)
{
return 0x0U;
}
static inline u32 pbdma_config_auth_level_privileged_f(void)
{
return 0x100U;
}
static inline u32 pbdma_config_userd_writeback_disable_f(void)
{
return 0x0U;
}
static inline u32 pbdma_config_userd_writeback_enable_f(void)
{
return 0x1000U;
}
static inline u32 pbdma_userd_hi_r(u32 i)
{
return 0x0004000cU + i*8192U;
}
static inline u32 pbdma_userd_hi_addr_f(u32 v)
{
return (v & 0xffU) << 0U;
}
static inline u32 pbdma_hce_ctrl_r(u32 i)
{
return 0x000400e4U + i*8192U;
}
static inline u32 pbdma_hce_ctrl_hce_priv_mode_yes_f(void)
{
return 0x20U;
}
static inline u32 pbdma_intr_0_r(u32 i)
{
return 0x00040108U + i*8192U;
}
static inline u32 pbdma_intr_0_memreq_v(u32 r)
{
return (r >> 0U) & 0x1U;
}
static inline u32 pbdma_intr_0_memreq_pending_f(void)
{
return 0x1U;
}
static inline u32 pbdma_intr_0_memack_timeout_pending_f(void)
{
return 0x2U;
}
static inline u32 pbdma_intr_0_memack_extra_pending_f(void)
{
return 0x4U;
}
static inline u32 pbdma_intr_0_memdat_timeout_pending_f(void)
{
return 0x8U;
}
static inline u32 pbdma_intr_0_memdat_extra_pending_f(void)
{
return 0x10U;
}
static inline u32 pbdma_intr_0_memflush_pending_f(void)
{
return 0x20U;
}
static inline u32 pbdma_intr_0_memop_pending_f(void)
{
return 0x40U;
}
static inline u32 pbdma_intr_0_lbconnect_pending_f(void)
{
return 0x80U;
}
static inline u32 pbdma_intr_0_lbreq_pending_f(void)
{
return 0x100U;
}
static inline u32 pbdma_intr_0_lback_timeout_pending_f(void)
{
return 0x200U;
}
static inline u32 pbdma_intr_0_lback_extra_pending_f(void)
{
return 0x400U;
}
static inline u32 pbdma_intr_0_lbdat_timeout_pending_f(void)
{
return 0x800U;
}
static inline u32 pbdma_intr_0_lbdat_extra_pending_f(void)
{
return 0x1000U;
}
static inline u32 pbdma_intr_0_gpfifo_pending_f(void)
{
return 0x2000U;
}
static inline u32 pbdma_intr_0_gpptr_pending_f(void)
{
return 0x4000U;
}
static inline u32 pbdma_intr_0_gpentry_pending_f(void)
{
return 0x8000U;
}
static inline u32 pbdma_intr_0_gpcrc_pending_f(void)
{
return 0x10000U;
}
static inline u32 pbdma_intr_0_pbptr_pending_f(void)
{
return 0x20000U;
}
static inline u32 pbdma_intr_0_pbentry_pending_f(void)
{
return 0x40000U;
}
static inline u32 pbdma_intr_0_pbcrc_pending_f(void)
{
return 0x80000U;
}
static inline u32 pbdma_intr_0_clear_faulted_error_pending_f(void)
{
return 0x100000U;
}
static inline u32 pbdma_intr_0_method_pending_f(void)
{
return 0x200000U;
}
static inline u32 pbdma_intr_0_methodcrc_pending_f(void)
{
return 0x400000U;
}
static inline u32 pbdma_intr_0_device_pending_f(void)
{
return 0x800000U;
}
static inline u32 pbdma_intr_0_eng_reset_pending_f(void)
{
return 0x1000000U;
}
static inline u32 pbdma_intr_0_semaphore_pending_f(void)
{
return 0x2000000U;
}
static inline u32 pbdma_intr_0_acquire_pending_f(void)
{
return 0x4000000U;
}
static inline u32 pbdma_intr_0_pri_pending_f(void)
{
return 0x8000000U;
}
static inline u32 pbdma_intr_0_no_ctxsw_seg_pending_f(void)
{
return 0x20000000U;
}
static inline u32 pbdma_intr_0_pbseg_pending_f(void)
{
return 0x40000000U;
}
static inline u32 pbdma_intr_0_signature_pending_f(void)
{
return 0x80000000U;
}
static inline u32 pbdma_intr_1_r(u32 i)
{
return 0x00040148U + i*8192U;
}
static inline u32 pbdma_intr_1_ctxnotvalid_m(void)
{
return 0x1U << 31U;
}
static inline u32 pbdma_intr_1_ctxnotvalid_pending_f(void)
{
return 0x80000000U;
}
static inline u32 pbdma_intr_en_0_r(u32 i)
{
return 0x0004010cU + i*8192U;
}
static inline u32 pbdma_intr_en_0_lbreq_enabled_f(void)
{
return 0x100U;
}
static inline u32 pbdma_intr_en_1_r(u32 i)
{
return 0x0004014cU + i*8192U;
}
static inline u32 pbdma_intr_stall_r(u32 i)
{
return 0x0004013cU + i*8192U;
}
static inline u32 pbdma_intr_stall_lbreq_enabled_f(void)
{
return 0x100U;
}
static inline u32 pbdma_intr_stall_1_r(u32 i)
{
return 0x00040140U + i*8192U;
}
static inline u32 pbdma_udma_nop_r(void)
{
return 0x00000008U;
}
static inline u32 pbdma_runlist_timeslice_r(u32 i)
{
return 0x000400f8U + i*8192U;
}
static inline u32 pbdma_runlist_timeslice_timeout_128_f(void)
{
return 0x80U;
}
static inline u32 pbdma_runlist_timeslice_timescale_3_f(void)
{
return 0x3000U;
}
static inline u32 pbdma_runlist_timeslice_enable_true_f(void)
{
return 0x10000000U;
}
static inline u32 pbdma_target_r(u32 i)
{
return 0x000400acU + i*8192U;
}
static inline u32 pbdma_target_engine_sw_f(void)
{
return 0x1fU;
}
static inline u32 pbdma_target_eng_ctx_valid_true_f(void)
{
return 0x10000U;
}
static inline u32 pbdma_target_eng_ctx_valid_false_f(void)
{
return 0x0U;
}
static inline u32 pbdma_target_ce_ctx_valid_true_f(void)
{
return 0x20000U;
}
static inline u32 pbdma_target_ce_ctx_valid_false_f(void)
{
return 0x0U;
}
static inline u32 pbdma_target_host_tsg_event_reason_pbdma_idle_f(void)
{
return 0x0U;
}
static inline u32 pbdma_target_host_tsg_event_reason_semaphore_acquire_failure_f(void)
{
return 0x1000000U;
}
static inline u32 pbdma_target_host_tsg_event_reason_tsg_yield_f(void)
{
return 0x2000000U;
}
static inline u32 pbdma_target_host_tsg_event_reason_host_subchannel_switch_f(void)
{
return 0x3000000U;
}
static inline u32 pbdma_target_should_send_tsg_event_true_f(void)
{
return 0x20000000U;
}
static inline u32 pbdma_target_should_send_tsg_event_false_f(void)
{
return 0x0U;
}
static inline u32 pbdma_target_needs_host_tsg_event_true_f(void)
{
return 0x80000000U;
}
static inline u32 pbdma_target_needs_host_tsg_event_false_f(void)
{
return 0x0U;
}
static inline u32 pbdma_set_channel_info_r(u32 i)
{
return 0x000400fcU + i*8192U;
}
static inline u32 pbdma_set_channel_info_scg_type_graphics_compute0_f(void)
{
return 0x0U;
}
static inline u32 pbdma_set_channel_info_scg_type_compute1_f(void)
{
return 0x1U;
}
static inline u32 pbdma_set_channel_info_veid_f(u32 v)
{
return (v & 0x3fU) << 8U;
}
static inline u32 pbdma_timeout_r(u32 i)
{
return 0x0004012cU + i*8192U;
}
static inline u32 pbdma_timeout_period_m(void)
{
return 0xffffffffU << 0U;
}
static inline u32 pbdma_timeout_period_max_f(void)
{
return 0xffffffffU;
}
static inline u32 pbdma_timeout_period_init_f(void)
{
return 0x10000U;
}
#endif
|