1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
|
/*
* GP20B master
*
* Copyright (c) 2014, NVIDIA CORPORATION. All rights reserved.
*
* This program is free software; you can redistribute it and/or modify it
* under the terms and conditions of the GNU General Public License,
* version 2, as published by the Free Software Foundation.
*
* This program is distributed in the hope it will be useful, but WITHOUT
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
* more details.
*/
#include <linux/types.h>
#include "gk20a/gk20a.h"
#include "mc_gp10b.h"
#include "hw_mc_gp10b.h"
void mc_gp10b_intr_enable(struct gk20a *g)
{
gk20a_writel(g, mc_intr_en_clear_r(0), 0xffffffff);
gk20a_writel(g, mc_intr_en_set_r(0),
mc_intr_pfifo_pending_f()
| mc_intr_pgraph_pending_f());
gk20a_writel(g, mc_intr_en_clear_r(1), 0xffffffff);
gk20a_writel(g, mc_intr_en_set_r(1),
mc_intr_pfifo_pending_f()
| mc_intr_pgraph_pending_f()
| mc_intr_priv_ring_pending_f()
| mc_intr_ltc_pending_f()
| mc_intr_pbus_pending_f());
}
irqreturn_t mc_gp10b_isr_stall(struct gk20a *g)
{
u32 mc_intr_0;
if (!g->power_on)
return IRQ_NONE;
/* not from gpu when sharing irq with others */
mc_intr_0 = gk20a_readl(g, mc_intr_r(0));
if (unlikely(!mc_intr_0))
return IRQ_NONE;
gk20a_writel(g, mc_intr_en_clear_r(0), 0xffffffff);
return IRQ_WAKE_THREAD;
}
irqreturn_t mc_gp10b_isr_nonstall(struct gk20a *g)
{
u32 mc_intr_1;
if (!g->power_on)
return IRQ_NONE;
/* not from gpu when sharing irq with others */
mc_intr_1 = gk20a_readl(g, mc_intr_r(1));
if (unlikely(!mc_intr_1))
return IRQ_NONE;
gk20a_writel(g, mc_intr_en_clear_r(1), 0xffffffff);
return IRQ_WAKE_THREAD;
}
irqreturn_t mc_gp10b_intr_thread_stall(struct gk20a *g)
{
u32 mc_intr_0;
gk20a_dbg(gpu_dbg_intr, "interrupt thread launched");
mc_intr_0 = gk20a_readl(g, mc_intr_r(0));
gk20a_dbg(gpu_dbg_intr, "stall intr %08x\n", mc_intr_0);
if (mc_intr_0 & mc_intr_pgraph_pending_f())
gr_gk20a_elpg_protected_call(g, gk20a_gr_isr(g));
if (mc_intr_0 & mc_intr_pfifo_pending_f())
gk20a_fifo_isr(g);
if (mc_intr_0 & mc_intr_pmu_pending_f())
gk20a_pmu_isr(g);
if (mc_intr_0 & mc_intr_priv_ring_pending_f())
gk20a_priv_ring_isr(g);
if (mc_intr_0 & mc_intr_ltc_pending_f())
g->ops.ltc.isr(g);
if (mc_intr_0 & mc_intr_pbus_pending_f())
gk20a_pbus_isr(g);
gk20a_writel(g, mc_intr_en_set_r(0),
mc_intr_pfifo_pending_f()
| mc_intr_pgraph_pending_f());
return IRQ_HANDLED;
}
irqreturn_t mc_gp10b_intr_thread_nonstall(struct gk20a *g)
{
u32 mc_intr_1;
gk20a_dbg(gpu_dbg_intr, "interrupt thread launched");
mc_intr_1 = gk20a_readl(g, mc_intr_r(1));
gk20a_dbg(gpu_dbg_intr, "non-stall intr %08x\n", mc_intr_1);
if (mc_intr_1 & mc_intr_pfifo_pending_f())
gk20a_fifo_nonstall_isr(g);
if (mc_intr_1 & mc_intr_pgraph_pending_f())
gk20a_gr_nonstall_isr(g);
gk20a_writel(g, mc_intr_en_set_r(1),
mc_intr_pfifo_pending_f()
| mc_intr_pgraph_pending_f()
| mc_intr_priv_ring_pending_f()
| mc_intr_ltc_pending_f()
| mc_intr_pbus_pending_f());
return IRQ_HANDLED;
}
void gp10b_init_mc(struct gpu_ops *gops)
{
gops->mc.intr_enable = mc_gp10b_intr_enable;
gops->mc.isr_stall = mc_gp10b_isr_stall;
gops->mc.isr_nonstall = mc_gp10b_isr_nonstall;
gops->mc.isr_thread_stall = mc_gp10b_intr_thread_stall;
gops->mc.isr_thread_nonstall = mc_gp10b_intr_thread_nonstall;
}
|
