blob: e4a8b02e3cee508f6859ac3ed53be820ffc2bde7 (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
|
/*
* GP10B Graphics
*
* Copyright (c) 2016, NVIDIA CORPORATION. All rights reserved.
*
* This program is free software; you can redistribute it and/or modify it
* under the terms and conditions of the GNU General Public License,
* version 2, as published by the Free Software Foundation.
*
* This program is distributed in the hope it will be useful, but WITHOUT
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
* more details.
*
* You should have received a copy of the GNU General Public License
* along with this program. If not, see <http://www.gnu.org/licenses/>.
*/
#include "gk20a/gk20a.h"
#include "gp10b.h"
#include <nvgpu/hw/gp10b/hw_fuse_gp10b.h>
#include <nvgpu/hw/gp10b/hw_gr_gp10b.h>
static u64 gp10b_detect_ecc_enabled_units(struct gk20a *g)
{
u64 ecc_enabled_units = 0;
u32 opt_ecc_en = gk20a_readl(g, fuse_opt_ecc_en_r());
u32 opt_feature_fuses_override_disable =
gk20a_readl(g,
fuse_opt_feature_fuses_override_disable_r());
u32 fecs_feature_override_ecc =
gk20a_readl(g,
gr_fecs_feature_override_ecc_r());
if (opt_feature_fuses_override_disable) {
if (opt_ecc_en)
ecc_enabled_units = NVGPU_GPU_FLAGS_ALL_ECC_ENABLED;
else
ecc_enabled_units = 0;
} else {
/* SM LRF */
if (gr_fecs_feature_override_ecc_sm_lrf_override_v(
fecs_feature_override_ecc)) {
if (gr_fecs_feature_override_ecc_sm_lrf_v(
fecs_feature_override_ecc)) {
ecc_enabled_units |=
NVGPU_GPU_FLAGS_ECC_ENABLED_SM_LRF;
}
} else {
if (opt_ecc_en) {
ecc_enabled_units |=
NVGPU_GPU_FLAGS_ECC_ENABLED_SM_LRF;
}
}
/* SM SHM */
if (gr_fecs_feature_override_ecc_sm_shm_override_v(
fecs_feature_override_ecc)) {
if (gr_fecs_feature_override_ecc_sm_shm_v(
fecs_feature_override_ecc)) {
ecc_enabled_units |=
NVGPU_GPU_FLAGS_ECC_ENABLED_SM_SHM;
}
} else {
if (opt_ecc_en) {
ecc_enabled_units |=
NVGPU_GPU_FLAGS_ECC_ENABLED_SM_SHM;
}
}
/* TEX */
if (gr_fecs_feature_override_ecc_tex_override_v(
fecs_feature_override_ecc)) {
if (gr_fecs_feature_override_ecc_tex_v(
fecs_feature_override_ecc)) {
ecc_enabled_units |=
NVGPU_GPU_FLAGS_ECC_ENABLED_TEX;
}
} else {
if (opt_ecc_en) {
ecc_enabled_units |=
NVGPU_GPU_FLAGS_ECC_ENABLED_TEX;
}
}
/* LTC */
if (gr_fecs_feature_override_ecc_ltc_override_v(
fecs_feature_override_ecc)) {
if (gr_fecs_feature_override_ecc_ltc_v(
fecs_feature_override_ecc)) {
ecc_enabled_units |=
NVGPU_GPU_FLAGS_ECC_ENABLED_LTC;
}
} else {
if (opt_ecc_en) {
ecc_enabled_units |=
NVGPU_GPU_FLAGS_ECC_ENABLED_LTC;
}
}
}
return ecc_enabled_units;
}
int gp10b_init_gpu_characteristics(struct gk20a *g)
{
gk20a_init_gpu_characteristics(g);
g->gpu_characteristics.flags |= gp10b_detect_ecc_enabled_units(g);
return 0;
}
|