blob: b45b934cc068d17e2bad274a98f7a3330a7a180d (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
|
/*
* NVIDIA GPU HAL interface.
*
* Copyright (c) 2014-2016, NVIDIA CORPORATION. All rights reserved.
*
* This program is free software; you can redistribute it and/or modify it
* under the terms and conditions of the GNU General Public License,
* version 2, as published by the Free Software Foundation.
*
* This program is distributed in the hope it will be useful, but WITHOUT
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
* more details.
*/
#include "gk20a.h"
#include "hal_gk20a.h"
#include "gm20b/hal_gm20b.h"
#include "gm206/hal_gm206.h"
#ifdef CONFIG_ARCH_TEGRA_18x_SOC
#include "nvgpu_gpuid_t18x.h"
#endif
#ifdef CONFIG_TEGRA_19x_GPU
#include "nvgpu_gpuid_t19x.h"
#endif
int gpu_init_hal(struct gk20a *g)
{
u32 ver = g->gpu_characteristics.arch + g->gpu_characteristics.impl;
switch (ver) {
case GK20A_GPUID_GK20A:
gk20a_dbg_info("gk20a detected");
gk20a_init_hal(g);
break;
case GK20A_GPUID_GM20B:
gk20a_dbg_info("gm20b detected");
if (gm20b_init_hal(g))
return -ENODEV;
break;
case GK20A_GPUID_GM204:
case GK20A_GPUID_GM206:
gk20a_dbg_info("gm20x detected");
if (gm206_init_hal(g))
return -ENODEV;
break;
#if defined(CONFIG_ARCH_TEGRA_18x_SOC)
case TEGRA_18x_GPUID:
if (TEGRA_18x_GPUID_HAL(g))
return -ENODEV;
break;
case TEGRA_18x_GPUID2:
case TEGRA_18x_GPUID3:
if (TEGRA_18x_GPUID2_HAL(g))
return -ENODEV;
break;
#endif
#ifdef CONFIG_TEGRA_19x_GPU
case TEGRA_19x_GPUID:
if (TEGRA_19x_GPUID_HAL(g))
return -ENODEV;
break;
#endif
default:
gk20a_err(g->dev, "no support for %x", ver);
return -ENODEV;
}
return 0;
}
|
