blob: 6a2bc7c0308b51c0d6ae5f226a98a295077bf2ff (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
|
/*
* Copyright (c) 2017, NVIDIA CORPORATION. All rights reserved.
*
* This program is free software; you can redistribute it and/or modify it
* under the terms and conditions of the GNU General Public License,
* version 2, as published by the Free Software Foundation.
*
* This program is distributed in the hope it will be useful, but WITHOUT
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
* more details.
*/
#include <soc/tegra/chip-id.h>
#include <soc/tegra/tegra_bpmp.h>
#include <nvgpu/soc.h>
bool nvgpu_platform_is_silicon(struct gk20a *g)
{
return tegra_platform_is_silicon();
}
bool nvgpu_platform_is_simulation(struct gk20a *g)
{
return tegra_platform_is_vdk();
}
bool nvgpu_platform_is_fpga(struct gk20a *g)
{
return tegra_platform_is_fpga();
}
bool nvgpu_is_hypervisor_mode(struct gk20a *g)
{
return is_tegra_hypervisor_mode();
}
bool nvgpu_is_bpmp_running(struct gk20a *g)
{
return tegra_bpmp_running();
}
|