1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
|
/*
* GP106 FUSE
*
* Copyright (c) 2017-2018, NVIDIA CORPORATION. All rights reserved.
*
* Permission is hereby granted, free of charge, to any person obtaining a
* copy of this software and associated documentation files (the "Software"),
* to deal in the Software without restriction, including without limitation
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
* and/or sell copies of the Software, and to permit persons to whom the
* Software is furnished to do so, subject to the following conditions:
*
* The above copyright notice and this permission notice shall be included in
* all copies or substantial portions of the Software.
*
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
* DEALINGS IN THE SOFTWARE.
*/
#include <nvgpu/enabled.h>
#include <nvgpu/io.h>
#include <nvgpu/gk20a.h>
#include "fuse_gp106.h"
#include <nvgpu/hw/gp106/hw_fuse_gp106.h>
int gp106_fuse_check_priv_security(struct gk20a *g)
{
__nvgpu_set_enabled(g, NVGPU_SEC_PRIVSECURITY, true);
__nvgpu_set_enabled(g, NVGPU_SEC_SECUREGPCCS, true);
return 0;
}
u32 gp106_fuse_read_vin_cal_fuse_rev(struct gk20a *g)
{
return fuse_vin_cal_fuse_rev_data_v(
gk20a_readl(g, fuse_vin_cal_fuse_rev_r()));
}
u32 gp106_fuse_read_vin_cal_slope_intercept_fuse(struct gk20a *g,
u32 vin_id, u32 *slope,
u32 *intercept)
{
u32 data = 0;
u32 interceptdata = 0;
u32 slopedata = 0;
u32 gpc0data;
u32 gpc0slopedata;
u32 gpc0interceptdata;
/* read gpc0 irrespective of vin id */
gpc0data = gk20a_readl(g, fuse_vin_cal_gpc0_r());
if (gpc0data == 0xFFFFFFFF)
return -EINVAL;
switch (vin_id) {
case CTRL_CLK_VIN_ID_GPC0:
break;
case CTRL_CLK_VIN_ID_GPC1:
data = gk20a_readl(g, fuse_vin_cal_gpc1_delta_r());
break;
case CTRL_CLK_VIN_ID_GPC2:
data = gk20a_readl(g, fuse_vin_cal_gpc2_delta_r());
break;
case CTRL_CLK_VIN_ID_GPC3:
data = gk20a_readl(g, fuse_vin_cal_gpc3_delta_r());
break;
case CTRL_CLK_VIN_ID_GPC4:
data = gk20a_readl(g, fuse_vin_cal_gpc4_delta_r());
break;
case CTRL_CLK_VIN_ID_GPC5:
data = gk20a_readl(g, fuse_vin_cal_gpc5_delta_r());
break;
case CTRL_CLK_VIN_ID_SYS:
case CTRL_CLK_VIN_ID_XBAR:
case CTRL_CLK_VIN_ID_LTC:
data = gk20a_readl(g, fuse_vin_cal_shared_delta_r());
break;
case CTRL_CLK_VIN_ID_SRAM:
data = gk20a_readl(g, fuse_vin_cal_sram_delta_r());
break;
default:
return -EINVAL;
}
if (data == 0xFFFFFFFF)
return -EINVAL;
gpc0interceptdata = (fuse_vin_cal_gpc0_icpt_int_data_v(gpc0data) <<
fuse_vin_cal_gpc0_icpt_frac_data_s()) +
fuse_vin_cal_gpc0_icpt_frac_data_v(gpc0data);
gpc0interceptdata = (gpc0interceptdata * 1000U) >>
fuse_vin_cal_gpc0_icpt_frac_data_s();
switch (vin_id) {
case CTRL_CLK_VIN_ID_GPC0:
break;
case CTRL_CLK_VIN_ID_GPC1:
case CTRL_CLK_VIN_ID_GPC2:
case CTRL_CLK_VIN_ID_GPC3:
case CTRL_CLK_VIN_ID_GPC4:
case CTRL_CLK_VIN_ID_GPC5:
case CTRL_CLK_VIN_ID_SYS:
case CTRL_CLK_VIN_ID_XBAR:
case CTRL_CLK_VIN_ID_LTC:
interceptdata = (fuse_vin_cal_gpc1_delta_icpt_int_data_v(data) <<
fuse_vin_cal_gpc1_delta_icpt_frac_data_s()) +
fuse_vin_cal_gpc1_delta_icpt_frac_data_v(data);
interceptdata = (interceptdata * 1000U) >>
fuse_vin_cal_gpc1_delta_icpt_frac_data_s();
break;
case CTRL_CLK_VIN_ID_SRAM:
interceptdata = (fuse_vin_cal_sram_delta_icpt_int_data_v(data) <<
fuse_vin_cal_sram_delta_icpt_frac_data_s()) +
fuse_vin_cal_sram_delta_icpt_frac_data_v(data);
interceptdata = (interceptdata * 1000U) >>
fuse_vin_cal_sram_delta_icpt_frac_data_s();
break;
default:
return -EINVAL;
}
if (fuse_vin_cal_gpc1_delta_icpt_sign_data_v(data))
*intercept = gpc0interceptdata - interceptdata;
else
*intercept = gpc0interceptdata + interceptdata;
/* slope */
gpc0slopedata = (fuse_vin_cal_gpc0_slope_int_data_v(gpc0data) <<
fuse_vin_cal_gpc0_slope_frac_data_s()) +
fuse_vin_cal_gpc0_slope_frac_data_v(gpc0data);
gpc0slopedata = (gpc0slopedata * 1000U) >>
fuse_vin_cal_gpc0_slope_frac_data_s();
switch (vin_id) {
case CTRL_CLK_VIN_ID_GPC0:
break;
case CTRL_CLK_VIN_ID_GPC1:
case CTRL_CLK_VIN_ID_GPC2:
case CTRL_CLK_VIN_ID_GPC3:
case CTRL_CLK_VIN_ID_GPC4:
case CTRL_CLK_VIN_ID_GPC5:
case CTRL_CLK_VIN_ID_SYS:
case CTRL_CLK_VIN_ID_XBAR:
case CTRL_CLK_VIN_ID_LTC:
case CTRL_CLK_VIN_ID_SRAM:
slopedata =
(fuse_vin_cal_gpc1_delta_slope_int_data_v(data)) * 1000;
break;
default:
return -EINVAL;
}
if (fuse_vin_cal_gpc1_delta_slope_sign_data_v(data))
*slope = gpc0slopedata - slopedata;
else
*slope = gpc0slopedata + slopedata;
return 0;
}
u32 gp106_fuse_read_vin_cal_gain_offset_fuse(struct gk20a *g,
u32 vin_id, s8 *gain,
s8 *offset)
{
u32 reg_val = 0;
u32 data = 0;
switch (vin_id) {
case CTRL_CLK_VIN_ID_GPC0:
reg_val = gk20a_readl(g, fuse_vin_cal_gpc0_r());
break;
case CTRL_CLK_VIN_ID_GPC1:
reg_val = gk20a_readl(g, fuse_vin_cal_gpc1_delta_r());
break;
case CTRL_CLK_VIN_ID_GPC2:
reg_val = gk20a_readl(g, fuse_vin_cal_gpc2_delta_r());
break;
case CTRL_CLK_VIN_ID_GPC3:
reg_val = gk20a_readl(g, fuse_vin_cal_gpc3_delta_r());
break;
case CTRL_CLK_VIN_ID_GPC4:
reg_val = gk20a_readl(g, fuse_vin_cal_gpc4_delta_r());
break;
case CTRL_CLK_VIN_ID_GPC5:
reg_val = gk20a_readl(g, fuse_vin_cal_gpc5_delta_r());
break;
case CTRL_CLK_VIN_ID_SYS:
case CTRL_CLK_VIN_ID_XBAR:
case CTRL_CLK_VIN_ID_LTC:
reg_val = gk20a_readl(g, fuse_vin_cal_shared_delta_r());
break;
case CTRL_CLK_VIN_ID_SRAM:
reg_val = gk20a_readl(g, fuse_vin_cal_sram_delta_r());
break;
default:
return -EINVAL;
}
if (reg_val == 0xFFFFFFFF) {
return -EINVAL;
}
data = (reg_val >> 16U) & 0x1fU;
*gain = (s8)data;
data = reg_val & 0x7fU;
*offset = (s8)data;
return 0;
}
|
