summaryrefslogtreecommitdiffstats
path: root/drivers/gpu/nvgpu/boardobj/boardobjgrp_e255.c
blob: eb692fa7077c49e32faa6f7bcd9d75df14e186ae (plain) (blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
/*
* Copyright (c) 2016-2017, NVIDIA CORPORATION.  All rights reserved.
*
* This program is free software; you can redistribute it and/or modify it
* under the terms and conditions of the GNU General Public License,
* version 2, as published by the Free Software Foundation.
*
* This program is distributed in the hope it will be useful, but WITHOUT
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
* FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
* more details.
*/

#include "gk20a/gk20a.h"
#include "boardobj.h"
#include "boardobjgrp_e255.h"
#include "ctrl/ctrlboardobj.h"
#include "boardobjgrp.h"
#include "boardobjgrpmask.h"

u32 boardobjgrpconstruct_e255(struct boardobjgrp_e255 *pboardobjgrp_e255)
{
	u32 status = 0;
	u8  objslots;

	gk20a_dbg_info("");

	objslots = 255;
	status = boardobjgrpmask_e255_init(&pboardobjgrp_e255->mask, NULL);
	if (status)
		goto boardobjgrpconstruct_e255_exit;

	pboardobjgrp_e255->super.type      = CTRL_BOARDOBJGRP_TYPE_E255;
	pboardobjgrp_e255->super.ppobjects = pboardobjgrp_e255->objects;
	pboardobjgrp_e255->super.objslots  = objslots;
	pboardobjgrp_e255->super.mask     = &(pboardobjgrp_e255->mask.super);

	status = boardobjgrp_construct_super(&pboardobjgrp_e255->super);
	if (status)
		goto boardobjgrpconstruct_e255_exit;

	pboardobjgrp_e255->super.destruct = boardobjgrpdestruct_e255;

	pboardobjgrp_e255->super.pmuhdrdatainit =
		boardobjgrp_pmuhdrdatainit_e255;

boardobjgrpconstruct_e255_exit:
	return status;
}

u32 boardobjgrpdestruct_e255(struct boardobjgrp *pboardobjgrp)
{
	u32 status = 0;

	gk20a_dbg_info("");

	pboardobjgrp->mask     = NULL;
	pboardobjgrp->objslots  = 0;
	pboardobjgrp->ppobjects = NULL;

	return status;
}

u32 boardobjgrp_pmuhdrdatainit_e255(struct gk20a *g,
		struct boardobjgrp *pboardobjgrp,
		struct nv_pmu_boardobjgrp_super *pboardobjgrppmu,
		struct boardobjgrpmask *mask)
{
	struct nv_pmu_boardobjgrp_e255 *pgrpe255 =
		(struct nv_pmu_boardobjgrp_e255 *)pboardobjgrppmu;
	u32 status;

	gk20a_dbg_info("");

	if (pboardobjgrp == NULL)
		return -EINVAL;

	if (pboardobjgrppmu == NULL)
		return -EINVAL;

	status = boardobjgrpmask_export(mask,
				mask->bitcount,
				&pgrpe255->obj_mask.super);
	if (status) {
		nvgpu_err(g, "e255 init:failed export grpmask");
		return status;
	}

	return boardobjgrp_pmuhdrdatainit_super(g,
			pboardobjgrp, pboardobjgrppmu, mask);
}