1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
|
/*
* Copyright (c) 2016-2018, NVIDIA CORPORATION. All rights reserved.
*
* Permission is hereby granted, free of charge, to any person obtaining a
* copy of this software and associated documentation files (the "Software"),
* to deal in the Software without restriction, including without limitation
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
* and/or sell copies of the Software, and to permit persons to whom the
* Software is furnished to do so, subject to the following conditions:
*
* The above copyright notice and this permission notice shall be included in
* all copies or substantial portions of the Software.
*
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
* DEALINGS IN THE SOFTWARE.
*/
#include <nvgpu/bug.h>
#include "gk20a/gk20a.h"
#include "boardobjgrp.h"
#include "ctrl/ctrlboardobj.h"
#include "boardobj.h"
static boardobjgrp_objinsert boardobjgrp_objinsert_final;
static boardobjgrp_objgetbyidx boardobjgrp_objgetbyidx_final;
static boardobjgrp_objgetnext boardobjgrp_objgetnext_final;
static boardobjgrp_objremoveanddestroy boardobjgrp_objremoveanddestroy_final;
static boardobjgrp_pmudatainstget boardobjgrp_pmudatainstget_stub;
static boardobjgrp_pmustatusinstget boardobjgrp_pmustatusinstget_stub;
static u32 boardobjgrp_pmucmdsend(struct gk20a *g,
struct boardobjgrp *pboardobjgrp,
struct boardobjgrp_pmu_cmd *pcmd);
static u32 boardobjgrp_pmucmdsend_rpc(struct gk20a *g,
struct boardobjgrp *pboardobjgrp,
struct boardobjgrp_pmu_cmd *pcmd,
bool copy_out);
struct boardobjgrp_pmucmdhandler_params {
/* Pointer to the BOARDOBJGRP associated with this CMD */
struct boardobjgrp *pboardobjgrp;
/* Pointer to structure representing this NV_PMU_BOARDOBJ_CMD_GRP */
struct boardobjgrp_pmu_cmd *pcmd;
/* Boolean indicating whether the PMU successfully handled the CMD */
u32 success;
};
u32 boardobjgrp_construct_super(struct gk20a *g, struct boardobjgrp *pboardobjgrp)
{
nvgpu_log_info(g, " ");
if (pboardobjgrp == NULL)
return -EINVAL;
if (pboardobjgrp->ppobjects == NULL)
return -EINVAL;
if (pboardobjgrp->mask == NULL)
return -EINVAL;
pboardobjgrp->g = g;
pboardobjgrp->objmask = 0;
pboardobjgrp->classid = 0;
pboardobjgrp->pmu.unitid = BOARDOBJGRP_UNIT_ID_INVALID;
pboardobjgrp->pmu.classid = BOARDOBJGRP_GRP_CLASS_ID_INVALID;
pboardobjgrp->pmu.bset = false;
pboardobjgrp->pmu.rpc_func_id = BOARDOBJGRP_GRP_RPC_FUNC_ID_INVALID;
pboardobjgrp->pmu.set.id = BOARDOBJGRP_GRP_CMD_ID_INVALID;
pboardobjgrp->pmu.getstatus.id = BOARDOBJGRP_GRP_CMD_ID_INVALID;
/* Initialize basic interfaces */
pboardobjgrp->destruct = boardobjgrp_destruct_super;
pboardobjgrp->objinsert = boardobjgrp_objinsert_final;
pboardobjgrp->objgetbyidx = boardobjgrp_objgetbyidx_final;
pboardobjgrp->objgetnext = boardobjgrp_objgetnext_final;
pboardobjgrp->objremoveanddestroy =
boardobjgrp_objremoveanddestroy_final;
pboardobjgrp->pmuinithandle = boardobjgrp_pmuinithandle_impl;
pboardobjgrp->pmuhdrdatainit = boardobjgrp_pmuhdrdatainit_super;
pboardobjgrp->pmudatainit = boardobjgrp_pmudatainit_super;
pboardobjgrp->pmuset =
g->ops.pmu_ver.boardobj.boardobjgrp_pmuset_impl;
pboardobjgrp->pmugetstatus =
g->ops.pmu_ver.boardobj.boardobjgrp_pmugetstatus_impl;
pboardobjgrp->pmudatainstget = boardobjgrp_pmudatainstget_stub;
pboardobjgrp->pmustatusinstget = boardobjgrp_pmustatusinstget_stub;
pboardobjgrp->objmaxidx = CTRL_BOARDOBJ_IDX_INVALID;
pboardobjgrp->bconstructed = true;
nvgpu_list_add(&pboardobjgrp->node, &g->boardobjgrp_head);
return 0;
}
u32 boardobjgrp_destruct_impl(struct boardobjgrp *pboardobjgrp)
{
struct gk20a *g = pboardobjgrp->g;
nvgpu_log_info(g, " ");
if (pboardobjgrp == NULL)
return -EINVAL;
if (!pboardobjgrp->bconstructed)
return 0;
return pboardobjgrp->destruct(pboardobjgrp);
}
u32 boardobjgrp_destruct_super(struct boardobjgrp *pboardobjgrp)
{
struct boardobj *pboardobj;
struct gk20a *g = pboardobjgrp->g;
u32 status = 0;
u32 stat;
u8 index;
nvgpu_log_info(g, " ");
if (pboardobjgrp->mask == NULL)
return -EINVAL;
if (pboardobjgrp->ppobjects == NULL)
return -EINVAL;
BOARDOBJGRP_FOR_EACH(pboardobjgrp, struct boardobj*, pboardobj, index) {
stat = pboardobjgrp->objremoveanddestroy(pboardobjgrp, index);
if (status == 0)
status = stat;
pboardobjgrp->ppobjects[index] = NULL;
pboardobjgrp->objmask &= ~BIT(index);
}
pboardobjgrp->objmask = 0;
if (pboardobjgrp->objmaxidx != CTRL_BOARDOBJ_IDX_INVALID) {
if (status == 0)
status = -EINVAL;
WARN_ON(true);
}
/* Destroy the PMU CMD data */
stat = boardobjgrp_pmucmd_destroy_impl(g, &pboardobjgrp->pmu.set);
if (status == 0)
status = stat;
stat = boardobjgrp_pmucmd_destroy_impl(g, &pboardobjgrp->pmu.getstatus);
if (status == 0)
status = stat;
nvgpu_list_del(&pboardobjgrp->node);
pboardobjgrp->bconstructed = false;
return status;
}
u32 boardobjgrp_pmucmd_construct_impl(struct gk20a *g, struct boardobjgrp
*pboardobjgrp, struct boardobjgrp_pmu_cmd *cmd, u8 id, u8 msgid,
u8 hdrsize, u8 entrysize, u16 fbsize, u32 ss_offset, u8 rpc_func_id)
{
nvgpu_log_info(g, " ");
/* Copy the parameters into the CMD*/
cmd->id = id;
cmd->msgid = msgid;
cmd->hdrsize = hdrsize;
cmd->entrysize = entrysize;
cmd->fbsize = fbsize;
return 0;
}
u32 boardobjgrp_pmucmd_construct_impl_v1(struct gk20a *g, struct boardobjgrp
*pboardobjgrp, struct boardobjgrp_pmu_cmd *cmd, u8 id, u8 msgid,
u8 hdrsize, u8 entrysize, u16 fbsize, u32 ss_offset, u8 rpc_func_id)
{
nvgpu_log_fn(g, " ");
/* Copy the parameters into the CMD*/
cmd->dmem_buffer_size = ((hdrsize > entrysize) ? hdrsize : entrysize);
cmd->super_surface_offset = ss_offset;
pboardobjgrp->pmu.rpc_func_id = rpc_func_id;
cmd->fbsize = fbsize;
nvgpu_log_fn(g, "DONE");
return 0;
}
u32 boardobjgrp_pmucmd_destroy_impl(struct gk20a *g,
struct boardobjgrp_pmu_cmd *cmd)
{
struct nvgpu_mem *mem = &cmd->surf.sysmem_desc;
nvgpu_pmu_surface_free(g, mem);
return 0;
}
int is_boardobjgrp_pmucmd_id_valid_v0(struct gk20a *g,
struct boardobjgrp *pboardobjgrp,
struct boardobjgrp_pmu_cmd *pcmd)
{
int err = 0;
if (pcmd->id == BOARDOBJGRP_GRP_CMD_ID_INVALID)
err = -EINVAL;
return err;
}
int is_boardobjgrp_pmucmd_id_valid_v1(struct gk20a *g,
struct boardobjgrp *pboardobjgrp,
struct boardobjgrp_pmu_cmd *cmd)
{
int err = 0;
if (pboardobjgrp->pmu.rpc_func_id ==
BOARDOBJGRP_GRP_RPC_FUNC_ID_INVALID)
err = -EINVAL;
return err;
}
u32 boardobjgrp_pmucmd_pmuinithandle_impl(struct gk20a *g,
struct boardobjgrp *pboardobjgrp,
struct boardobjgrp_pmu_cmd *pcmd)
{
u32 status = 0;
struct nvgpu_mem *sysmem_desc = &pcmd->surf.sysmem_desc;
nvgpu_log_info(g, " ");
if (g->ops.pmu_ver.boardobj.is_boardobjgrp_pmucmd_id_valid(g,
pboardobjgrp, pcmd))
goto boardobjgrp_pmucmd_pmuinithandle_exit;
if (!pcmd->fbsize)
goto boardobjgrp_pmucmd_pmuinithandle_exit;
nvgpu_pmu_sysmem_surface_alloc(g, sysmem_desc, pcmd->fbsize);
/* we only have got sysmem later this will get copied to vidmem
surface*/
pcmd->surf.vidmem_desc.size = 0;
pcmd->buf = (struct nv_pmu_boardobjgrp_super *)sysmem_desc->cpu_va;
boardobjgrp_pmucmd_pmuinithandle_exit:
return status;
}
u32 boardobjgrp_pmuinithandle_impl(struct gk20a *g,
struct boardobjgrp *pboardobjgrp)
{
u32 status = 0;
nvgpu_log_info(g, " ");
status = boardobjgrp_pmucmd_pmuinithandle_impl(g, pboardobjgrp,
&pboardobjgrp->pmu.set);
if (status) {
nvgpu_err(g, "failed to init pmu set cmd");
goto boardobjgrp_pmuinithandle_exit;
}
status = boardobjgrp_pmucmd_pmuinithandle_impl(g, pboardobjgrp,
&pboardobjgrp->pmu.getstatus);
if (status) {
nvgpu_err(g, "failed to init get status command");
goto boardobjgrp_pmuinithandle_exit;
}
/* If the GRP_SET CMD has not been allocated, nothing left to do. */
if ((g->ops.pmu_ver.boardobj.is_boardobjgrp_pmucmd_id_valid(g,
pboardobjgrp, &pboardobjgrp->pmu.set))||
(BOARDOBJGRP_IS_EMPTY(pboardobjgrp)))
goto boardobjgrp_pmuinithandle_exit;
/* Send the BOARDOBJGRP to the pmu via RM_PMU_BOARDOBJ_CMD_GRP. */
status = pboardobjgrp->pmuset(g, pboardobjgrp);
if (status)
nvgpu_err(g, "failed to send boardobg grp to PMU");
boardobjgrp_pmuinithandle_exit:
return status;
}
u32 boardobjgrp_pmuhdrdatainit_super(struct gk20a *g, struct boardobjgrp
*pboardobjgrp, struct nv_pmu_boardobjgrp_super *pboardobjgrppmu,
struct boardobjgrpmask *mask)
{
nvgpu_log_info(g, " ");
if (pboardobjgrp == NULL)
return -EINVAL;
if (pboardobjgrppmu == NULL)
return -EINVAL;
pboardobjgrppmu->type = pboardobjgrp->type;
pboardobjgrppmu->class_id = pboardobjgrp->classid;
pboardobjgrppmu->obj_slots = BOARDOBJGRP_PMU_SLOTS_GET(pboardobjgrp);
pboardobjgrppmu->flags = 0;
nvgpu_log_info(g, " Done");
return 0;
}
static u32 boardobjgrp_pmudatainstget_stub(struct gk20a *g,
struct nv_pmu_boardobjgrp *boardobjgrppmu,
struct nv_pmu_boardobj **ppboardobjpmudata, u8 idx)
{
nvgpu_log_info(g, " ");
return -EINVAL;
}
static u32 boardobjgrp_pmustatusinstget_stub(struct gk20a *g,
void *pboardobjgrppmu,
struct nv_pmu_boardobj_query **ppBoardobjpmustatus, u8 idx)
{
nvgpu_log_info(g, " ");
return -EINVAL;
}
u32 boardobjgrp_pmudatainit_legacy(struct gk20a *g,
struct boardobjgrp *pboardobjgrp,
struct nv_pmu_boardobjgrp_super *pboardobjgrppmu)
{
u32 status = 0;
struct boardobj *pboardobj = NULL;
struct nv_pmu_boardobj *ppmudata = NULL;
u8 index;
nvgpu_log_info(g, " ");
if (pboardobjgrp == NULL)
return -EINVAL;
if (pboardobjgrppmu == NULL)
return -EINVAL;
boardobjgrpe32hdrset((struct nv_pmu_boardobjgrp *)pboardobjgrppmu,
pboardobjgrp->objmask);
BOARDOBJGRP_FOR_EACH_INDEX_IN_MASK(32, index, pboardobjgrp->objmask) {
/* Obtain pointer to the current instance of the Object from the Group */
pboardobj = pboardobjgrp->objgetbyidx(pboardobjgrp, index);
if (NULL == pboardobj) {
nvgpu_err(g, "could not get object instance");
status = -EINVAL;
goto boardobjgrppmudatainit_legacy_done;
}
status = pboardobjgrp->pmudatainstget(g,
(struct nv_pmu_boardobjgrp *)pboardobjgrppmu,
&ppmudata, index);
if (status) {
nvgpu_err(g, "could not get object instance");
goto boardobjgrppmudatainit_legacy_done;
}
/* Initialize the PMU Data */
status = pboardobj->pmudatainit(g, pboardobj, ppmudata);
if (status) {
nvgpu_err(g,
"could not parse pmu for device %d", index);
goto boardobjgrppmudatainit_legacy_done;
}
}
BOARDOBJGRP_FOR_EACH_INDEX_IN_MASK_END
boardobjgrppmudatainit_legacy_done:
nvgpu_log_info(g, " Done");
return status;
}
u32 boardobjgrp_pmudatainit_super(struct gk20a *g, struct boardobjgrp
*pboardobjgrp, struct nv_pmu_boardobjgrp_super *pboardobjgrppmu)
{
u32 status = 0;
struct boardobj *pboardobj = NULL;
struct nv_pmu_boardobj *ppmudata = NULL;
u8 index;
nvgpu_log_info(g, " ");
if (pboardobjgrp == NULL)
return -EINVAL;
if (pboardobjgrppmu == NULL)
return -EINVAL;
/* Initialize the PMU HDR data.*/
status = pboardobjgrp->pmuhdrdatainit(g, pboardobjgrp, pboardobjgrppmu,
pboardobjgrp->mask);
if (status) {
nvgpu_err(g, "unable to init boardobjgrp pmuhdr data");
goto boardobjgrppmudatainit_super_done;
}
BOARDOBJGRP_FOR_EACH(pboardobjgrp, struct boardobj*, pboardobj, index) {
status = pboardobjgrp->pmudatainstget(g,
(struct nv_pmu_boardobjgrp *)pboardobjgrppmu,
&ppmudata, index);
if (status) {
nvgpu_err(g, "could not get object instance");
goto boardobjgrppmudatainit_super_done;
}
/* Initialize the PMU Data and send to PMU */
status = pboardobj->pmudatainit(g, pboardobj, ppmudata);
if (status) {
nvgpu_err(g,
"could not parse pmu for device %d", index);
goto boardobjgrppmudatainit_super_done;
}
}
boardobjgrppmudatainit_super_done:
nvgpu_log_info(g, " Done");
return status;
}
static int check_boardobjgrp_param(struct gk20a *g,
struct boardobjgrp *pboardobjgrp)
{
if (pboardobjgrp == NULL)
return -EINVAL;
if (!pboardobjgrp->bconstructed)
return -EINVAL;
if (pboardobjgrp->pmu.unitid == BOARDOBJGRP_UNIT_ID_INVALID)
return -EINVAL;
if (pboardobjgrp->pmu.classid == BOARDOBJGRP_GRP_CLASS_ID_INVALID)
return -EINVAL;
/* If no objects in the group, return early */
if (BOARDOBJGRP_IS_EMPTY(pboardobjgrp))
return -EINVAL;
return 0;
}
u32 boardobjgrp_pmuset_impl(struct gk20a *g, struct boardobjgrp *pboardobjgrp)
{
u32 status = 0;
struct boardobjgrp_pmu_cmd *pcmd =
(struct boardobjgrp_pmu_cmd *)(&pboardobjgrp->pmu.set);
nvgpu_log_info(g, " ");
if (check_boardobjgrp_param(g, pboardobjgrp))
return -EINVAL;
if (pboardobjgrp->pmu.set.id == BOARDOBJGRP_GRP_CMD_ID_INVALID)
return -EINVAL;
if ((pcmd->hdrsize == 0) ||
(pcmd->entrysize == 0) ||
(pcmd->buf == NULL))
return -EINVAL;
/* Initialize PMU buffer with BOARDOBJGRP data. */
memset(pcmd->buf, 0x0, pcmd->fbsize);
status = pboardobjgrp->pmudatainit(g, pboardobjgrp,
pcmd->buf);
if (status) {
nvgpu_err(g, "could not parse pmu data");
goto boardobjgrp_pmuset_exit;
}
/*
* Reset the boolean that indicates set status for most recent
* instance of BOARDOBJGRP.
*/
pboardobjgrp->pmu.bset = false;
/*
* alloc mem in vidmem & copy constructed pmu boardobjgrp data from
* sysmem to vidmem
*/
if (pcmd->surf.vidmem_desc.size == 0) {
nvgpu_pmu_vidmem_surface_alloc(g, &pcmd->surf.vidmem_desc,
pcmd->fbsize);
}
nvgpu_mem_wr_n(g, &pcmd->surf.vidmem_desc, 0, pcmd->buf, pcmd->fbsize);
/* Send the SET PMU CMD to the PMU */
status = boardobjgrp_pmucmdsend(g, pboardobjgrp,
pcmd);
if (status) {
nvgpu_err(g, "could not send SET CMD to PMU");
goto boardobjgrp_pmuset_exit;
}
pboardobjgrp->pmu.bset = true;
boardobjgrp_pmuset_exit:
return status;
}
u32 boardobjgrp_pmuset_impl_v1(struct gk20a *g, struct boardobjgrp *pboardobjgrp)
{
struct nvgpu_pmu *pmu = &g->pmu;
u32 status = 0;
struct boardobjgrp_pmu_cmd *pcmd =
(struct boardobjgrp_pmu_cmd *)(&pboardobjgrp->pmu.set);
nvgpu_log_info(g, " ");
if (check_boardobjgrp_param(g, pboardobjgrp))
return -EINVAL;
if ((pcmd->buf == NULL) &&
(pboardobjgrp->pmu.rpc_func_id ==
BOARDOBJGRP_GRP_RPC_FUNC_ID_INVALID))
return -EINVAL;
/* Initialize PMU buffer with BOARDOBJGRP data. */
memset(pcmd->buf, 0x0, pcmd->fbsize);
status = pboardobjgrp->pmudatainit(g, pboardobjgrp,
pcmd->buf);
if (status) {
nvgpu_err(g, "could not parse pmu data");
goto boardobjgrp_pmuset_exit;
}
/*
* Reset the boolean that indicates set status
* for most recent instance of BOARDOBJGRP.
*/
pboardobjgrp->pmu.bset = false;
/*
* copy constructed pmu boardobjgrp data from
* sysmem to pmu super surface present in FB
*/
nvgpu_mem_wr_n(g, &pmu->super_surface_buf,
pcmd->super_surface_offset, pcmd->buf,
pcmd->fbsize);
/* Send the SET PMU CMD to the PMU using RPC*/
status = boardobjgrp_pmucmdsend_rpc(g, pboardobjgrp,
pcmd, false);
if (status) {
nvgpu_err(g, "could not send SET CMD to PMU");
goto boardobjgrp_pmuset_exit;
}
pboardobjgrp->pmu.bset = true;
boardobjgrp_pmuset_exit:
return status;
}
u32
boardobjgrp_pmugetstatus_impl(struct gk20a *g, struct boardobjgrp *pboardobjgrp,
struct boardobjgrpmask *mask)
{
u32 status = 0;
struct boardobjgrp_pmu_cmd *pcmd =
(struct boardobjgrp_pmu_cmd *)(&pboardobjgrp->pmu.getstatus);
struct boardobjgrp_pmu_cmd *pset =
(struct boardobjgrp_pmu_cmd *)(&pboardobjgrp->pmu.set);
nvgpu_log_info(g, " ");
if (check_boardobjgrp_param(g, pboardobjgrp))
return -EINVAL;
if (pset->id == BOARDOBJGRP_GRP_CMD_ID_INVALID)
return -EINVAL;
if ((pcmd->hdrsize == 0) ||
(pcmd->entrysize == 0) ||
(pcmd->buf == NULL))
return -EINVAL;
/*
* Can only GET_STATUS if the BOARDOBJGRP has been previously SET to the
* PMU
*/
if (!pboardobjgrp->pmu.bset)
return -EINVAL;
/*
* alloc mem in vidmem & copy constructed pmu boardobjgrp data from
* sysmem to vidmem
*/
if (pcmd->surf.vidmem_desc.size == 0) {
nvgpu_pmu_vidmem_surface_alloc(g, &pcmd->surf.vidmem_desc,
pcmd->fbsize);
}
/*
* Initialize PMU buffer with the mask of BOARDOBJGRPs for which to
* retrieve status
*/
memset(pcmd->buf, 0x0, pcmd->fbsize);
status = pboardobjgrp->pmuhdrdatainit(g, pboardobjgrp,
pcmd->buf, mask);
if (status) {
nvgpu_err(g, "could not init PMU HDR data");
goto boardobjgrp_pmugetstatus_exit;
}
nvgpu_mem_wr_n(g, &pcmd->surf.vidmem_desc, 0, pset->buf, pset->hdrsize);
/* Send the GET_STATUS PMU CMD to the PMU */
status = boardobjgrp_pmucmdsend(g, pboardobjgrp,
&pboardobjgrp->pmu.getstatus);
if (status) {
nvgpu_err(g, "could not send GET_STATUS cmd to PMU");
goto boardobjgrp_pmugetstatus_exit;
}
/*copy the data back to sysmem buffer that belongs to command*/
nvgpu_mem_rd_n(g, &pcmd->surf.vidmem_desc, 0, pcmd->buf, pcmd->fbsize);
boardobjgrp_pmugetstatus_exit:
return status;
}
u32
boardobjgrp_pmugetstatus_impl_v1(struct gk20a *g, struct boardobjgrp *pboardobjgrp,
struct boardobjgrpmask *mask)
{
struct nvgpu_pmu *pmu = &g->pmu;
u32 status = 0;
struct boardobjgrp_pmu_cmd *pcmd =
(struct boardobjgrp_pmu_cmd *)(&pboardobjgrp->pmu.getstatus);
nvgpu_log_info(g, " ");
if (check_boardobjgrp_param(g, pboardobjgrp))
return -EINVAL;
if ((pcmd->buf == NULL) &&
(pboardobjgrp->pmu.rpc_func_id ==
BOARDOBJGRP_GRP_RPC_FUNC_ID_INVALID))
return -EINVAL;
/*
* Can only GET_STATUS if the BOARDOBJGRP has been
* previously SET to the PMU
*/
if (!pboardobjgrp->pmu.bset)
return -EINVAL;
/*
* Initialize PMU buffer with the mask of
* BOARDOBJGRPs for which to retrieve status
*/
memset(pcmd->buf, 0x0, pcmd->fbsize);
status = pboardobjgrp->pmuhdrdatainit(g, pboardobjgrp,
pcmd->buf, mask);
if (status) {
nvgpu_err(g, "could not init PMU HDR data");
goto boardobjgrp_pmugetstatus_exit;
}
/*
* copy constructed pmu boardobjgrp data from
* sysmem to pmu super surface present in FB
*/
nvgpu_mem_wr_n(g, &pmu->super_surface_buf, pcmd->super_surface_offset,
pcmd->buf, pcmd->fbsize);
/* Send the GET_STATUS PMU CMD to the PMU */
status = boardobjgrp_pmucmdsend_rpc(g, pboardobjgrp,
pcmd, true);
if (status) {
nvgpu_err(g, "could not send GET_STATUS cmd to PMU");
goto boardobjgrp_pmugetstatus_exit;
}
/*copy the data back to sysmem buffer that belongs to command*/
nvgpu_mem_rd_n(g, &pmu->super_surface_buf,pcmd->super_surface_offset,
pcmd->buf, pcmd->fbsize);
boardobjgrp_pmugetstatus_exit:
return status;
}
static u32
boardobjgrp_objinsert_final(struct boardobjgrp *pboardobjgrp,
struct boardobj *pboardobj, u8 index)
{
struct gk20a *g = pboardobjgrp->g;
nvgpu_log_info(g, " ");
if (pboardobjgrp == NULL)
return -EINVAL;
if (pboardobj == NULL)
return -EINVAL;
if (index > pboardobjgrp->objslots)
return -EINVAL;
if (pboardobjgrp->ppobjects[index] != NULL)
return -EINVAL;
/*
* Check that this BOARDOBJ has not already been added to a
* BOARDOBJGRP
*/
if (pboardobj->idx != CTRL_BOARDOBJ_IDX_INVALID)
return -EINVAL;
pboardobjgrp->ppobjects[index] = pboardobj;
pboardobjgrp->objmaxidx = BOARDOBJGRP_IS_EMPTY(pboardobjgrp) ?
index : max(pboardobjgrp->objmaxidx, index);
pboardobj->idx = index;
pboardobjgrp->objmask |= BIT(index);
nvgpu_log_info(g, " Done");
return boardobjgrpmask_bitset(pboardobjgrp->mask, index);
}
static struct boardobj *boardobjgrp_objgetbyidx_final(
struct boardobjgrp *pboardobjgrp, u8 index)
{
if (!boardobjgrp_idxisvalid(pboardobjgrp, index))
return NULL;
return pboardobjgrp->ppobjects[index];
}
static struct boardobj *boardobjgrp_objgetnext_final(
struct boardobjgrp *pboardobjgrp, u8 *currentindex,
struct boardobjgrpmask *mask)
{
struct boardobj *pboardobjnext = NULL;
u8 objmaxidx;
u8 index;
if (currentindex == NULL)
return NULL;
if (pboardobjgrp == NULL)
return NULL;
/* Search from next element unless first object was requested */
index = (*currentindex != CTRL_BOARDOBJ_IDX_INVALID) ?
(*currentindex + 1) : 0;
/* For the cases below in which we have to return NULL */
*currentindex = CTRL_BOARDOBJ_IDX_INVALID;
/* Validate provided mask */
if (mask != NULL) {
if (!(boardobjgrpmask_sizeeq(pboardobjgrp->mask, mask)))
return NULL;
}
objmaxidx = pboardobjgrp->objmaxidx;
if (objmaxidx != CTRL_BOARDOBJ_IDX_INVALID) {
for (; index <= objmaxidx; index++) {
pboardobjnext = pboardobjgrp->ppobjects[index];
if (pboardobjnext != NULL) {
/* Filter results using client provided mask.*/
if (mask != NULL) {
if (!boardobjgrpmask_bitget(mask,
index)) {
pboardobjnext = NULL;
continue;
}
}
*currentindex = index;
break;
}
}
}
return pboardobjnext;
}
static u32 boardobjgrp_objremoveanddestroy_final(
struct boardobjgrp *pboardobjgrp,
u8 index)
{
u32 status = 0;
u32 stat;
struct gk20a *g = pboardobjgrp->g;
nvgpu_log_info(g, " ");
if (!boardobjgrp_idxisvalid(pboardobjgrp, index))
return -EINVAL;
if (pboardobjgrp->objmaxidx == CTRL_BOARDOBJ_IDX_INVALID)
return -EINVAL;
status = pboardobjgrp->ppobjects[index]->destruct(
pboardobjgrp->ppobjects[index]);
pboardobjgrp->ppobjects[index] = NULL;
pboardobjgrp->objmask &= ~BIT(index);
stat = boardobjgrpmask_bitclr(pboardobjgrp->mask, index);
if (stat) {
if (status == 0)
status = stat;
}
/* objmaxidx requires update only if that very object was removed */
if (pboardobjgrp->objmaxidx == index) {
pboardobjgrp->objmaxidx =
boardobjgrpmask_bitidxhighest(pboardobjgrp->mask);
}
return status;
}
void boardobjgrpe32hdrset(struct nv_pmu_boardobjgrp *hdr, u32 objmask)
{
u32 slots = objmask;
HIGHESTBITIDX_32(slots);
slots++;
hdr->super.type = CTRL_BOARDOBJGRP_TYPE_E32;
hdr->super.class_id = 0;
hdr->super.obj_slots = (u8)slots;
hdr->obj_mask = objmask;
}
static void boardobjgrp_pmucmdhandler(struct gk20a *g, struct pmu_msg *msg,
void *param, u32 handle, u32 status)
{
struct nv_pmu_boardobj_msg_grp *pgrpmsg;
struct boardobjgrp_pmucmdhandler_params *phandlerparams =
(struct boardobjgrp_pmucmdhandler_params *)param;
struct boardobjgrp *pboardobjgrp = phandlerparams->pboardobjgrp;
struct boardobjgrp_pmu_cmd *pgrpcmd = phandlerparams->pcmd;
nvgpu_log_info(g, " ");
pgrpmsg = &msg->msg.boardobj.grp;
if (pgrpmsg->class_id != pboardobjgrp->pmu.classid) {
nvgpu_err(g,
"Unrecognized GRP type: unit %x class id=0x%02x cmd id %x",
msg->hdr.unit_id, pboardobjgrp->pmu.classid,
pgrpcmd->id);
return;
}
if (msg->msg.boardobj.msg_type != pgrpcmd->msgid) {
nvgpu_err(g,
"unsupported msg for unit %x class %x cmd id %x msg %x",
msg->hdr.unit_id, pboardobjgrp->pmu.classid,
pgrpcmd->id, msg->msg.boardobj.msg_type);
return;
}
if (msg->msg.boardobj.grp_set.flcn_status != 0) {
nvgpu_err(g,
"cmd abort for unit %x class %x cmd id %x status %x",
msg->hdr.unit_id, pboardobjgrp->pmu.classid,
pgrpcmd->id,
msg->msg.boardobj.grp_set.flcn_status);
return;
}
phandlerparams->success = pgrpmsg->b_success ? 1 : 0;
if (!pgrpmsg->b_success) {
nvgpu_err(g,
"failed GRPCMD: msgtype=0x%x, classid=0x%x, cmd id %x",
pgrpmsg->msg_type, pgrpmsg->class_id,
pgrpcmd->id);
return;
}
}
static u32 boardobjgrp_pmucmdsend(struct gk20a *g,
struct boardobjgrp *pboardobjgrp,
struct boardobjgrp_pmu_cmd *pcmd)
{
struct boardobjgrp_pmucmdhandler_params handlerparams;
struct pmu_payload payload;
struct nv_pmu_boardobj_cmd_grp *pgrpcmd;
struct pmu_cmd cmd;
u32 seqdesc;
u32 status = 0;
nvgpu_log_info(g, " ");
memset(&payload, 0, sizeof(payload));
memset(&handlerparams, 0, sizeof(handlerparams));
memset(&cmd, 0, sizeof(struct pmu_cmd));
cmd.hdr.unit_id = pboardobjgrp->pmu.unitid;
cmd.hdr.size = sizeof(struct nv_pmu_boardobj_cmd_grp) +
sizeof(struct pmu_hdr);
pgrpcmd = &cmd.cmd.boardobj.grp;
pgrpcmd->cmd_type = pcmd->id;
pgrpcmd->class_id = pboardobjgrp->pmu.classid;
pgrpcmd->grp.hdr_size = pcmd->hdrsize;
pgrpcmd->grp.entry_size = pcmd->entrysize;
/*
* copy vidmem information to boardobj_cmd_grp
*/
nvgpu_pmu_surface_describe(g, &pcmd->surf.vidmem_desc,
&pgrpcmd->grp.fb);
/*
* PMU reads command from sysmem so assigned
* "payload.in.buf = pcmd->buf"
* but PMU access pmu boardobjgrp data from vidmem copied above
*/
payload.in.buf = pcmd->buf;
payload.in.size = max(pcmd->hdrsize, pcmd->entrysize);
payload.in.fb_size = PMU_CMD_SUBMIT_PAYLOAD_PARAMS_FB_SIZE_UNUSED;
payload.in.offset = offsetof(struct nv_pmu_boardobj_cmd_grp, grp);
/* Setup the handler params to communicate back results.*/
handlerparams.pboardobjgrp = pboardobjgrp;
handlerparams.pcmd = pcmd;
handlerparams.success = 0;
status = nvgpu_pmu_cmd_post(g, &cmd, NULL, &payload,
PMU_COMMAND_QUEUE_LPQ,
boardobjgrp_pmucmdhandler,
(void *)&handlerparams,
&seqdesc, ~0);
if (status) {
nvgpu_err(g,
"unable to post boardobj grp cmd for unit %x cmd id %x",
cmd.hdr.unit_id, pcmd->id);
goto boardobjgrp_pmucmdsend_exit;
}
pmu_wait_message_cond(&g->pmu,
gk20a_get_gr_idle_timeout(g),
&handlerparams.success, 1);
if (handlerparams.success == 0) {
nvgpu_err(g, "could not process cmd");
status = -ETIMEDOUT;
goto boardobjgrp_pmucmdsend_exit;
}
boardobjgrp_pmucmdsend_exit:
return status;
}
static u32 boardobjgrp_pmucmdsend_rpc(struct gk20a *g,
struct boardobjgrp *pboardobjgrp,
struct boardobjgrp_pmu_cmd *pcmd,
bool copy_out)
{
struct nvgpu_pmu *pmu = &g->pmu;
struct nv_pmu_rpc_struct_board_obj_grp_cmd rpc;
int status = 0;
nvgpu_log_fn(g, " ");
memset(&rpc, 0, sizeof(struct nv_pmu_rpc_struct_board_obj_grp_cmd));
rpc.class_id = pboardobjgrp->pmu.classid;
rpc.command_id = copy_out ?
NV_PMU_BOARDOBJGRP_CMD_GET_STATUS :
NV_PMU_BOARDOBJGRP_CMD_SET;
rpc.hdr.unit_id = pboardobjgrp->pmu.unitid;
rpc.hdr.function = pboardobjgrp->pmu.rpc_func_id;
rpc.hdr.flags = 0x0;
status = nvgpu_pmu_rpc_execute(pmu, &(rpc.hdr),
(sizeof(rpc) - sizeof(rpc.scratch)),
pcmd->dmem_buffer_size,
NULL, NULL, copy_out);
if (status) {
nvgpu_err(g, "Failed to execute RPC, status=0x%x", status);
}
return status;
}
|