From 8e523a9a53088cd6b8645ab2b9ea8b3cd7cd5e9d Mon Sep 17 00:00:00 2001 From: seshendra Gadagottu Date: Tue, 30 Jan 2018 13:05:47 -0800 Subject: gpu: nvgpu: gv11b: disable cbm alpha/beta cache invalidates Disabled CBM alpha and beta cache invalidates as required by hw. Since these registers are context switched out, added these invalidates as part of gr init sequence, so golden context restore these settings for all contexts. Bug 2040262 Change-Id: Iffdd03f2ac6440ddd615899c407cfee692460918 Signed-off-by: seshendra Gadagottu Reviewed-on: https://git-master.nvidia.com/r/1648948 Reviewed-by: Sami Kiminki Tested-by: Sami Kiminki Reviewed-by: svc-mobile-coverity GVS: Gerrit_Virtual_Submit Tested-by: Chris Dragan Reviewed-by: Terje Bergstrom Reviewed-by: mobile promotions Tested-by: mobile promotions --- .../gpu/nvgpu/include/nvgpu/hw/gv11b/hw_gr_gv11b.h | 28 ++++++++++++++++++++++ 1 file changed, 28 insertions(+) (limited to 'drivers/gpu/nvgpu/include/nvgpu/hw/gv11b/hw_gr_gv11b.h') diff --git a/drivers/gpu/nvgpu/include/nvgpu/hw/gv11b/hw_gr_gv11b.h b/drivers/gpu/nvgpu/include/nvgpu/hw/gv11b/hw_gr_gv11b.h index 72cbc7dd..f40c7585 100644 --- a/drivers/gpu/nvgpu/include/nvgpu/hw/gv11b/hw_gr_gv11b.h +++ b/drivers/gpu/nvgpu/include/nvgpu/hw/gv11b/hw_gr_gv11b.h @@ -3636,6 +3636,34 @@ static inline u32 gr_gpcs_ppcs_cbm_beta_cb_ctrl_cbes_reserve_f(u32 v) { return (v & 0xfffU) << 0U; } +static inline u32 gr_gpcs_ppcs_cbm_debug_r(void) +{ + return 0x0041bec4U; +} +static inline u32 gr_gpcs_ppcs_cbm_debug_invalidate_alpha_m(void) +{ + return 0x1U << 0U; +} +static inline u32 gr_gpcs_ppcs_cbm_debug_invalidate_alpha_disable_f(void) +{ + return 0x0U; +} +static inline u32 gr_gpcs_ppcs_cbm_debug_invalidate_alpha_enable_f(void) +{ + return 0x1U; +} +static inline u32 gr_gpcs_ppcs_cbm_debug_invalidate_beta_m(void) +{ + return 0x1U << 1U; +} +static inline u32 gr_gpcs_ppcs_cbm_debug_invalidate_beta_disable_f(void) +{ + return 0x0U; +} +static inline u32 gr_gpcs_ppcs_cbm_debug_invalidate_beta_enable_f(void) +{ + return 0x2U; +} static inline u32 gr_gpcs_swdx_tc_beta_cb_size_r(u32 i) { return 0x00418ea0U + i*4U; -- cgit v1.2.2