From daaa9f030cb00ca692f644bc485958fb21c43a62 Mon Sep 17 00:00:00 2001
From: Shreshtha SAHU <ssahu@nvidia.com>
Date: Thu, 10 Nov 2016 14:32:10 +0530
Subject: gpu: nvgpu: gm20b: add fuse clock for GPU

Bug: 200233943

Change-Id: I8eb2f3cf45b23d7d4e30bf4d5dfc2d6f09c8481e
Signed-off-by: Shreshtha SAHU <ssahu@nvidia.com>
Reviewed-on: http://git-master/r/1250979
Reviewed-by: Automatic_Commit_Validation_User
Reviewed-by: Terje Bergstrom <tbergstrom@nvidia.com>
Reviewed-by: Joseph Lo <josephl@nvidia.com>
---
 drivers/gpu/nvgpu/gk20a/platform_gk20a.h | 4 +++-
 1 file changed, 3 insertions(+), 1 deletion(-)

(limited to 'drivers/gpu/nvgpu/gk20a/platform_gk20a.h')

diff --git a/drivers/gpu/nvgpu/gk20a/platform_gk20a.h b/drivers/gpu/nvgpu/gk20a/platform_gk20a.h
index c0b847e5..94b8d157 100644
--- a/drivers/gpu/nvgpu/gk20a/platform_gk20a.h
+++ b/drivers/gpu/nvgpu/gk20a/platform_gk20a.h
@@ -19,6 +19,8 @@
 #include <linux/device.h>
 #include <linux/dma-attrs.h>
 
+#define GK20A_CLKS_MAX		4
+
 struct gk20a;
 struct channel_gk20a;
 struct gr_ctx_buffer_desc;
@@ -65,7 +67,7 @@ struct gk20a_platform {
 
 	/* Clock configuration is stored here. Platform probe is responsible
 	 * for filling this data. */
-	struct clk *clk[3];
+	struct clk *clk[GK20A_CLKS_MAX];
 	int num_clks;
 
 #ifdef CONFIG_RESET_CONTROLLER
-- 
cgit v1.2.2