index
:
nvgpu.git
gpu-paging
Tegra GPU Driver. Originally from nv-tegra.nvidia.com/linux-nvgpu.git.
Joshua J Bakita
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
drivers
/
gpu
Commit message (
Expand
)
Author
Age
*
gpu: nvgpu: gp10b: Default page size 64kB
Terje Bergstrom
2016-12-27
*
gpu: nvgpu: gp10b: Fix L2 size calculation
Terje Bergstrom
2016-12-27
*
gpu: nvgpu: gp10b: Enable CILP mode for compute
Terje Bergstrom
2016-12-27
*
gpu: nvgpu: Handle MC pmu interrupts
Mahantesh Kumbar
2016-12-27
*
gpu: nvgpu: gp10b: gpmu elpg support
Mahantesh Kumbar
2016-12-27
*
gpu: nvgpu: Implement gp10b context creation
Terje Bergstrom
2016-12-27
*
gpu: nvgpu: gp10b: Correct SMMU bit number
Terje Bergstrom
2016-12-27
*
gpu: nvgpu: gp10b: Change order of alpha & beta
Terje Bergstrom
2016-12-27
*
gpu: nvgpu: gp10b: Program CB sizes
Terje Bergstrom
2016-12-27
*
gpu: nvgpu: gp10b: Implement SW methods
Terje Bergstrom
2016-12-27
*
gpu: nvgpu: gp10b: Calc global context buffer size
Terje Bergstrom
2016-12-27
*
gpu: nvgpu: gp10b: Add new supported kind
Terje Bergstrom
2016-12-27
*
gpu: nvgpu: gp10b: Define pagepool size
Terje Bergstrom
2016-12-27
*
gpu: nvgpu: gp10b: Define physical address width
Terje Bergstrom
2016-12-27
*
gpu: nvgpu: Write ZBC registers to DSS
Terje Bergstrom
2016-12-27
*
gpu: nvgpu: Define gp10b big page size
Terje Bergstrom
2016-12-27
*
gpu: nvgpu: Add SM registers
Terje Bergstrom
2016-12-27
*
gpu: nvgpu: Use queried interrupt ids
Terje Bergstrom
2016-12-27
*
gpu: nvgpu: gp10b: Implement L2 query
Terje Bergstrom
2016-12-27
*
gpu: nvgpu: headers for linsim CL 33823014
Adeel Raza
2016-12-27
*
gpu: nvgpu: gp10b: Enable interrupts in linsim
Terje Bergstrom
2016-12-27
*
gpu: nvgpu: gp10b: Fill class numbers
Terje Bergstrom
2016-12-27
*
gpu: nvgpu: Add own platform data to enable host1x
Terje Bergstrom
2016-12-27
*
gpu: nvgpu: gp10b: Add SM debug registers
Terje Bergstrom
2016-12-27
*
gpu: nvgpu: gp10b specific CB callbacks
Terje Bergstrom
2016-12-27
*
gpu: nvgpu: Implement gp10b intr processing
Terje Bergstrom
2016-12-27
*
gpu: nvgpu: t18x, gp10b framework
Kenneth Adams
2016-12-27
*
gpu: nvgpu: Synchronize gp10b headers with gm20b
Terje Bergstrom
2016-12-27
*
gpu: nvgpu: headers for linsim CL 33759297
Adeel Raza
2016-12-27
*
gpu: nvgpu: headers for linsim CL 33688874
Adeel Raza
2016-12-27
*
gpu: nvgpu: gp10b headers
Ken Adams
2016-12-27
*
gpu: nvgpu: acquire mutex for notifier read
Deepak Nibade
2016-12-27
*
gpu: nvgpu: set driver unload flag in shutdown
Deepak Nibade
2016-12-27
*
gpu: nvgpu: gk20a: Allow regops lists longer than 128
Sami Kiminki
2016-12-26
*
gpu: nvgpu: PG statistics update
Mahantesh Kumbar
2016-12-26
*
gpu: nvgpu: MSCG support
Mahantesh Kumbar
2016-12-26
*
gpu: nvgpu: rppg support
Mahantesh Kumbar
2016-12-26
*
gpu: nvgpu: make preemption modes unsigned
Deepak Nibade
2016-12-21
*
gpu: nvgpu: define common API to write fuses
Deepak Nibade
2016-12-21
*
gpu: nvgpu: remove clk writel from TPC FS
Deepak Nibade
2016-12-21
*
gpu: nvgpu: fix round_rate ops for CCF
Srikar Srimath Tirumala
2016-12-21
*
gpu: nvgpu: fix build break
Srikar Srimath Tirumala
2016-12-20
*
gpu: nvgpu: Fix coverity defect in page allocator
Alex Waterman
2016-12-20
*
gpu: nvgpu: fix gpcclk for K4.4
Srikar Srimath Tirumala
2016-12-20
*
gpu: nvgpu: gm20b pass correct clk to tegra_dvfs
Peter Boonstoppel
2016-12-20
*
gpu: nvgpu: replace tsg list mutex with rwsem
Konsta Holtta
2016-12-20
*
gpu: nvgpu: PG engines init/allow/disallow update
Mahantesh Kumbar
2016-12-20
*
gpu: nvgpu: copy data into channel context header
seshendra Gadagottu
2016-12-20
*
gpu: nvgpu: rename timeout_check to timeout_expired
Konsta Holtta
2016-12-19
*
gpu: nvgpu: support noise unaware vmin pmu cmd
Vijayakumar
2016-12-19
[next]