summaryrefslogtreecommitdiffstats
path: root/include/linux/tegra_vgpu.h
diff options
context:
space:
mode:
Diffstat (limited to 'include/linux/tegra_vgpu.h')
-rw-r--r--include/linux/tegra_vgpu.h6
1 files changed, 6 insertions, 0 deletions
diff --git a/include/linux/tegra_vgpu.h b/include/linux/tegra_vgpu.h
index 456622a4..79698d23 100644
--- a/include/linux/tegra_vgpu.h
+++ b/include/linux/tegra_vgpu.h
@@ -98,6 +98,7 @@ enum {
98 TEGRA_VGPU_CMD_SET_GPU_CLK_RATE = 61, 98 TEGRA_VGPU_CMD_SET_GPU_CLK_RATE = 61,
99 TEGRA_VGPU_CMD_GET_CONSTANTS = 62, 99 TEGRA_VGPU_CMD_GET_CONSTANTS = 62,
100 TEGRA_VGPU_CMD_CHANNEL_CYCLESTATS_SNAPSHOT = 63, 100 TEGRA_VGPU_CMD_CHANNEL_CYCLESTATS_SNAPSHOT = 63,
101 TEGRA_VGPU_CMD_TSG_OPEN = 64,
101}; 102};
102 103
103struct tegra_vgpu_connect_params { 104struct tegra_vgpu_connect_params {
@@ -387,6 +388,10 @@ struct tegra_vgpu_tsg_timeslice_params {
387 u32 timeslice_us; 388 u32 timeslice_us;
388}; 389};
389 390
391struct tegra_vgpu_tsg_open_params {
392 u32 tsg_id;
393};
394
390/* level follows nvgpu.h definitions */ 395/* level follows nvgpu.h definitions */
391struct tegra_vgpu_tsg_runlist_interleave_params { 396struct tegra_vgpu_tsg_runlist_interleave_params {
392 u32 tsg_id; 397 u32 tsg_id;
@@ -486,6 +491,7 @@ struct tegra_vgpu_cmd_msg {
486 struct tegra_vgpu_channel_bind_gr_ctx_params ch_bind_gr_ctx; 491 struct tegra_vgpu_channel_bind_gr_ctx_params ch_bind_gr_ctx;
487 struct tegra_vgpu_tsg_bind_gr_ctx_params tsg_bind_gr_ctx; 492 struct tegra_vgpu_tsg_bind_gr_ctx_params tsg_bind_gr_ctx;
488 struct tegra_vgpu_tsg_bind_unbind_channel_params tsg_bind_unbind_channel; 493 struct tegra_vgpu_tsg_bind_unbind_channel_params tsg_bind_unbind_channel;
494 struct tegra_vgpu_tsg_open_params tsg_open;
489 struct tegra_vgpu_tsg_preempt_params tsg_preempt; 495 struct tegra_vgpu_tsg_preempt_params tsg_preempt;
490 struct tegra_vgpu_tsg_timeslice_params tsg_timeslice; 496 struct tegra_vgpu_tsg_timeslice_params tsg_timeslice;
491 struct tegra_vgpu_tsg_runlist_interleave_params tsg_interleave; 497 struct tegra_vgpu_tsg_runlist_interleave_params tsg_interleave;