summaryrefslogtreecommitdiffstats
path: root/drivers/gpu/nvgpu/vgpu
diff options
context:
space:
mode:
Diffstat (limited to 'drivers/gpu/nvgpu/vgpu')
-rw-r--r--drivers/gpu/nvgpu/vgpu/fifo_vgpu.c19
-rw-r--r--drivers/gpu/nvgpu/vgpu/fifo_vgpu.h1
-rw-r--r--drivers/gpu/nvgpu/vgpu/gm20b/vgpu_hal_gm20b.c1
-rw-r--r--drivers/gpu/nvgpu/vgpu/gp10b/vgpu_hal_gp10b.c1
4 files changed, 0 insertions, 22 deletions
diff --git a/drivers/gpu/nvgpu/vgpu/fifo_vgpu.c b/drivers/gpu/nvgpu/vgpu/fifo_vgpu.c
index fa9388f2..66b2dbef 100644
--- a/drivers/gpu/nvgpu/vgpu/fifo_vgpu.c
+++ b/drivers/gpu/nvgpu/vgpu/fifo_vgpu.c
@@ -607,25 +607,6 @@ int vgpu_fifo_wait_engine_idle(struct gk20a *g)
607 return 0; 607 return 0;
608} 608}
609 609
610int vgpu_channel_set_priority(struct channel_gk20a *ch, u32 priority)
611{
612 struct tegra_vgpu_cmd_msg msg;
613 struct tegra_vgpu_channel_priority_params *p =
614 &msg.params.channel_priority;
615 int err;
616
617 gk20a_dbg_info("channel %d set priority %u", ch->chid, priority);
618
619 msg.cmd = TEGRA_VGPU_CMD_CHANNEL_SET_PRIORITY;
620 msg.handle = vgpu_get_handle(ch->g);
621 p->handle = ch->virt_ctx;
622 p->priority = priority;
623 err = vgpu_comm_sendrecv(&msg, sizeof(msg), sizeof(msg));
624 WARN_ON(err || msg.ret);
625
626 return err ? err : msg.ret;
627}
628
629static int vgpu_fifo_tsg_set_runlist_interleave(struct gk20a *g, 610static int vgpu_fifo_tsg_set_runlist_interleave(struct gk20a *g,
630 u32 tsgid, 611 u32 tsgid,
631 u32 runlist_id, 612 u32 runlist_id,
diff --git a/drivers/gpu/nvgpu/vgpu/fifo_vgpu.h b/drivers/gpu/nvgpu/vgpu/fifo_vgpu.h
index aa95cc41..7633ad95 100644
--- a/drivers/gpu/nvgpu/vgpu/fifo_vgpu.h
+++ b/drivers/gpu/nvgpu/vgpu/fifo_vgpu.h
@@ -46,7 +46,6 @@ int vgpu_fifo_preempt_tsg(struct gk20a *g, u32 tsgid);
46int vgpu_fifo_update_runlist(struct gk20a *g, u32 runlist_id, 46int vgpu_fifo_update_runlist(struct gk20a *g, u32 runlist_id,
47 u32 chid, bool add, bool wait_for_finish); 47 u32 chid, bool add, bool wait_for_finish);
48int vgpu_fifo_wait_engine_idle(struct gk20a *g); 48int vgpu_fifo_wait_engine_idle(struct gk20a *g);
49int vgpu_channel_set_priority(struct channel_gk20a *ch, u32 priority);
50int vgpu_fifo_set_runlist_interleave(struct gk20a *g, 49int vgpu_fifo_set_runlist_interleave(struct gk20a *g,
51 u32 id, 50 u32 id,
52 bool is_tsg, 51 bool is_tsg,
diff --git a/drivers/gpu/nvgpu/vgpu/gm20b/vgpu_hal_gm20b.c b/drivers/gpu/nvgpu/vgpu/gm20b/vgpu_hal_gm20b.c
index 37a34950..a3eb59ac 100644
--- a/drivers/gpu/nvgpu/vgpu/gm20b/vgpu_hal_gm20b.c
+++ b/drivers/gpu/nvgpu/vgpu/gm20b/vgpu_hal_gm20b.c
@@ -264,7 +264,6 @@ static const struct gpu_ops vgpu_gm20b_ops = {
264 .alloc_inst = vgpu_channel_alloc_inst, 264 .alloc_inst = vgpu_channel_alloc_inst,
265 .free_inst = vgpu_channel_free_inst, 265 .free_inst = vgpu_channel_free_inst,
266 .setup_ramfc = vgpu_channel_setup_ramfc, 266 .setup_ramfc = vgpu_channel_setup_ramfc,
267 .channel_set_priority = vgpu_channel_set_priority,
268 .channel_set_timeslice = vgpu_channel_set_timeslice, 267 .channel_set_timeslice = vgpu_channel_set_timeslice,
269 .default_timeslice_us = vgpu_fifo_default_timeslice_us, 268 .default_timeslice_us = vgpu_fifo_default_timeslice_us,
270 .setup_userd = gk20a_fifo_setup_userd, 269 .setup_userd = gk20a_fifo_setup_userd,
diff --git a/drivers/gpu/nvgpu/vgpu/gp10b/vgpu_hal_gp10b.c b/drivers/gpu/nvgpu/vgpu/gp10b/vgpu_hal_gp10b.c
index 693709ef..55448f3b 100644
--- a/drivers/gpu/nvgpu/vgpu/gp10b/vgpu_hal_gp10b.c
+++ b/drivers/gpu/nvgpu/vgpu/gp10b/vgpu_hal_gp10b.c
@@ -289,7 +289,6 @@ static const struct gpu_ops vgpu_gp10b_ops = {
289 .alloc_inst = vgpu_channel_alloc_inst, 289 .alloc_inst = vgpu_channel_alloc_inst,
290 .free_inst = vgpu_channel_free_inst, 290 .free_inst = vgpu_channel_free_inst,
291 .setup_ramfc = vgpu_channel_setup_ramfc, 291 .setup_ramfc = vgpu_channel_setup_ramfc,
292 .channel_set_priority = vgpu_channel_set_priority,
293 .channel_set_timeslice = vgpu_channel_set_timeslice, 292 .channel_set_timeslice = vgpu_channel_set_timeslice,
294 .default_timeslice_us = vgpu_fifo_default_timeslice_us, 293 .default_timeslice_us = vgpu_fifo_default_timeslice_us,
295 .setup_userd = gk20a_fifo_setup_userd, 294 .setup_userd = gk20a_fifo_setup_userd,