summaryrefslogtreecommitdiffstats
path: root/drivers/gpu/nvgpu/pci.c
diff options
context:
space:
mode:
Diffstat (limited to 'drivers/gpu/nvgpu/pci.c')
-rw-r--r--drivers/gpu/nvgpu/pci.c8
1 files changed, 8 insertions, 0 deletions
diff --git a/drivers/gpu/nvgpu/pci.c b/drivers/gpu/nvgpu/pci.c
index a7899f7e..93c0a5cc 100644
--- a/drivers/gpu/nvgpu/pci.c
+++ b/drivers/gpu/nvgpu/pci.c
@@ -86,6 +86,8 @@ static struct gk20a_platform nvgpu_pci_device[] = {
86 .vidmem_is_vidmem = true, 86 .vidmem_is_vidmem = true,
87 .vbios_min_version = 0x86063000, 87 .vbios_min_version = 0x86063000,
88 .hardcode_sw_threshold = true, 88 .hardcode_sw_threshold = true,
89 .ina3221_dcb_index = 0,
90 .ina3221_i2c_address = 0x84,
89 }, 91 },
90 { /* DEVICE=0x1c36 */ 92 { /* DEVICE=0x1c36 */
91 /* ptimer src frequency in hz */ 93 /* ptimer src frequency in hz */
@@ -118,6 +120,8 @@ static struct gk20a_platform nvgpu_pci_device[] = {
118 .vidmem_is_vidmem = true, 120 .vidmem_is_vidmem = true,
119 .vbios_min_version = 0x86062d00, 121 .vbios_min_version = 0x86062d00,
120 .hardcode_sw_threshold = true, 122 .hardcode_sw_threshold = true,
123 .ina3221_dcb_index = 0,
124 .ina3221_i2c_address = 0x84,
121 }, 125 },
122 { /* DEVICE=0x1c37 */ 126 { /* DEVICE=0x1c37 */
123 /* ptimer src frequency in hz */ 127 /* ptimer src frequency in hz */
@@ -150,6 +154,8 @@ static struct gk20a_platform nvgpu_pci_device[] = {
150 .vidmem_is_vidmem = true, 154 .vidmem_is_vidmem = true,
151 .vbios_min_version = 0x86063000, 155 .vbios_min_version = 0x86063000,
152 .hardcode_sw_threshold = true, 156 .hardcode_sw_threshold = true,
157 .ina3221_dcb_index = 0,
158 .ina3221_i2c_address = 0x84,
153 }, 159 },
154 { /* DEVICE=0x1c75 */ 160 { /* DEVICE=0x1c75 */
155 /* ptimer src frequency in hz */ 161 /* ptimer src frequency in hz */
@@ -182,6 +188,8 @@ static struct gk20a_platform nvgpu_pci_device[] = {
182 .vidmem_is_vidmem = true, 188 .vidmem_is_vidmem = true,
183 .vbios_min_version = 0x86064700, 189 .vbios_min_version = 0x86064700,
184 .hardcode_sw_threshold = false, 190 .hardcode_sw_threshold = false,
191 .ina3221_dcb_index = 1,
192 .ina3221_i2c_address = 0x80,
185 } 193 }
186}; 194};
187 195