summaryrefslogtreecommitdiffstats
path: root/drivers/gpu/nvgpu/include/nvgpu/hw/gp10b/hw_gmmu_gp10b.h
diff options
context:
space:
mode:
Diffstat (limited to 'drivers/gpu/nvgpu/include/nvgpu/hw/gp10b/hw_gmmu_gp10b.h')
-rw-r--r--drivers/gpu/nvgpu/include/nvgpu/hw/gp10b/hw_gmmu_gp10b.h8
1 files changed, 4 insertions, 4 deletions
diff --git a/drivers/gpu/nvgpu/include/nvgpu/hw/gp10b/hw_gmmu_gp10b.h b/drivers/gpu/nvgpu/include/nvgpu/hw/gp10b/hw_gmmu_gp10b.h
index 07f39943..6aeb4355 100644
--- a/drivers/gpu/nvgpu/include/nvgpu/hw/gp10b/hw_gmmu_gp10b.h
+++ b/drivers/gpu/nvgpu/include/nvgpu/hw/gp10b/hw_gmmu_gp10b.h
@@ -1,5 +1,5 @@
1/* 1/*
2 * Copyright (c) 2014-2018, NVIDIA CORPORATION. All rights reserved. 2 * Copyright (c) 2014-2020, NVIDIA CORPORATION. All rights reserved.
3 * 3 *
4 * Permission is hereby granted, free of charge, to any person obtaining a 4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"), 5 * copy of this software and associated documentation files (the "Software"),
@@ -86,7 +86,7 @@ static inline u32 gmmu_new_pde_aperture_sys_mem_ncoh_f(void)
86} 86}
87static inline u32 gmmu_new_pde_address_sys_f(u32 v) 87static inline u32 gmmu_new_pde_address_sys_f(u32 v)
88{ 88{
89 return (v & 0xfffffffU) << 8U; 89 return (v & 0xffffffU) << 8U;
90} 90}
91static inline u32 gmmu_new_pde_address_sys_w(void) 91static inline u32 gmmu_new_pde_address_sys_w(void)
92{ 92{
@@ -194,7 +194,7 @@ static inline u32 gmmu_new_dual_pde_vol_big_false_f(void)
194} 194}
195static inline u32 gmmu_new_dual_pde_address_small_sys_f(u32 v) 195static inline u32 gmmu_new_dual_pde_address_small_sys_f(u32 v)
196{ 196{
197 return (v & 0xfffffffU) << 8U; 197 return (v & 0xffffffU) << 8U;
198} 198}
199static inline u32 gmmu_new_dual_pde_address_small_sys_w(void) 199static inline u32 gmmu_new_dual_pde_address_small_sys_w(void)
200{ 200{
@@ -242,7 +242,7 @@ static inline u32 gmmu_new_pte_privilege_false_f(void)
242} 242}
243static inline u32 gmmu_new_pte_address_sys_f(u32 v) 243static inline u32 gmmu_new_pte_address_sys_f(u32 v)
244{ 244{
245 return (v & 0xfffffffU) << 8U; 245 return (v & 0xffffffU) << 8U;
246} 246}
247static inline u32 gmmu_new_pte_address_sys_w(void) 247static inline u32 gmmu_new_pte_address_sys_w(void)
248{ 248{