diff options
Diffstat (limited to 'drivers/gpu/nvgpu/gv100')
-rw-r--r-- | drivers/gpu/nvgpu/gv100/hal_gv100.c | 4 |
1 files changed, 3 insertions, 1 deletions
diff --git a/drivers/gpu/nvgpu/gv100/hal_gv100.c b/drivers/gpu/nvgpu/gv100/hal_gv100.c index 9a3d2241..0e0417a0 100644 --- a/drivers/gpu/nvgpu/gv100/hal_gv100.c +++ b/drivers/gpu/nvgpu/gv100/hal_gv100.c | |||
@@ -1,7 +1,7 @@ | |||
1 | /* | 1 | /* |
2 | * GV100 Tegra HAL interface | 2 | * GV100 Tegra HAL interface |
3 | * | 3 | * |
4 | * Copyright (c) 2017-2019, NVIDIA CORPORATION. All rights reserved. | 4 | * Copyright (c) 2017-2020, NVIDIA CORPORATION. All rights reserved. |
5 | * | 5 | * |
6 | * Permission is hereby granted, free of charge, to any person obtaining a | 6 | * Permission is hereby granted, free of charge, to any person obtaining a |
7 | * copy of this software and associated documentation files (the "Software"), | 7 | * copy of this software and associated documentation files (the "Software"), |
@@ -404,6 +404,7 @@ static const struct gpu_ops gv100_ops = { | |||
404 | .get_num_hwpm_perfmon = gr_gv100_get_num_hwpm_perfmon, | 404 | .get_num_hwpm_perfmon = gr_gv100_get_num_hwpm_perfmon, |
405 | .set_pmm_register = gr_gv100_set_pmm_register, | 405 | .set_pmm_register = gr_gv100_set_pmm_register, |
406 | .update_hwpm_ctxsw_mode = gr_gk20a_update_hwpm_ctxsw_mode, | 406 | .update_hwpm_ctxsw_mode = gr_gk20a_update_hwpm_ctxsw_mode, |
407 | .set_mmu_debug_mode = NULL, | ||
407 | .init_hwpm_pmm_register = gr_gv100_init_hwpm_pmm_register, | 408 | .init_hwpm_pmm_register = gr_gv100_init_hwpm_pmm_register, |
408 | .record_sm_error_state = gv11b_gr_record_sm_error_state, | 409 | .record_sm_error_state = gv11b_gr_record_sm_error_state, |
409 | .clear_sm_error_state = gv11b_gr_clear_sm_error_state, | 410 | .clear_sm_error_state = gv11b_gr_clear_sm_error_state, |
@@ -1040,6 +1041,7 @@ int gv100_init_hal(struct gk20a *g) | |||
1040 | __nvgpu_set_enabled(g, NVGPU_SUPPORT_MULTIPLE_WPR, false); | 1041 | __nvgpu_set_enabled(g, NVGPU_SUPPORT_MULTIPLE_WPR, false); |
1041 | __nvgpu_set_enabled(g, NVGPU_FECS_TRACE_VA, true); | 1042 | __nvgpu_set_enabled(g, NVGPU_FECS_TRACE_VA, true); |
1042 | __nvgpu_set_enabled(g, NVGPU_FECS_TRACE_FEATURE_CONTROL, false); | 1043 | __nvgpu_set_enabled(g, NVGPU_FECS_TRACE_FEATURE_CONTROL, false); |
1044 | __nvgpu_set_enabled(g, NVGPU_SUPPORT_SET_CTX_MMU_DEBUG_MODE, false); | ||
1043 | 1045 | ||
1044 | /* for now */ | 1046 | /* for now */ |
1045 | __nvgpu_set_enabled(g, NVGPU_PMU_PSTATE, true); | 1047 | __nvgpu_set_enabled(g, NVGPU_PMU_PSTATE, true); |