summaryrefslogtreecommitdiffstats
path: root/drivers/gpu/nvgpu/gv100/gsp_gv100.c
diff options
context:
space:
mode:
Diffstat (limited to 'drivers/gpu/nvgpu/gv100/gsp_gv100.c')
-rw-r--r--drivers/gpu/nvgpu/gv100/gsp_gv100.c41
1 files changed, 41 insertions, 0 deletions
diff --git a/drivers/gpu/nvgpu/gv100/gsp_gv100.c b/drivers/gpu/nvgpu/gv100/gsp_gv100.c
new file mode 100644
index 00000000..6ea7ab71
--- /dev/null
+++ b/drivers/gpu/nvgpu/gv100/gsp_gv100.c
@@ -0,0 +1,41 @@
1/*
2 * Copyright (c) 2018, NVIDIA CORPORATION. All rights reserved.
3 *
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
10 *
11 * The above copyright notice and this permission notice shall be included in
12 * all copies or substantial portions of the Software.
13 *
14 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
15 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
16 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
17 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
18 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
19 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
20 * DEALINGS IN THE SOFTWARE.
21 */
22
23#include <nvgpu/falcon.h>
24#include <nvgpu/io.h>
25#include <nvgpu/timers.h>
26
27#include "gk20a/gk20a.h"
28#include "gv100/gsp_gv100.h"
29
30#include <nvgpu/hw/gv100/hw_pgsp_gv100.h>
31
32int gv100_gsp_reset(struct gk20a *g)
33{
34 gk20a_writel(g, pgsp_falcon_engine_r(),
35 pgsp_falcon_engine_reset_true_f());
36 nvgpu_udelay(10);
37 gk20a_writel(g, pgsp_falcon_engine_r(),
38 pgsp_falcon_engine_reset_false_f());
39
40 return 0;
41}