summaryrefslogtreecommitdiffstats
path: root/drivers/gpu/nvgpu/gv100/gr_gv100.h
diff options
context:
space:
mode:
Diffstat (limited to 'drivers/gpu/nvgpu/gv100/gr_gv100.h')
-rw-r--r--drivers/gpu/nvgpu/gv100/gr_gv100.h4
1 files changed, 2 insertions, 2 deletions
diff --git a/drivers/gpu/nvgpu/gv100/gr_gv100.h b/drivers/gpu/nvgpu/gv100/gr_gv100.h
index 612f76f9..690bba57 100644
--- a/drivers/gpu/nvgpu/gv100/gr_gv100.h
+++ b/drivers/gpu/nvgpu/gv100/gr_gv100.h
@@ -1,7 +1,7 @@
1/* 1/*
2 * GV100 GPU GR 2 * GV100 GPU GR
3 * 3 *
4 * Copyright (c) 2017, NVIDIA CORPORATION. All rights reserved. 4 * Copyright (c) 2017-2018, NVIDIA CORPORATION. All rights reserved.
5 * 5 *
6 * Permission is hereby granted, free of charge, to any person obtaining a 6 * Permission is hereby granted, free of charge, to any person obtaining a
7 * copy of this software and associated documentation files (the "Software"), 7 * copy of this software and associated documentation files (the "Software"),
@@ -28,7 +28,7 @@
28void gr_gv100_bundle_cb_defaults(struct gk20a *g); 28void gr_gv100_bundle_cb_defaults(struct gk20a *g);
29void gr_gv100_cb_size_default(struct gk20a *g); 29void gr_gv100_cb_size_default(struct gk20a *g);
30void gr_gv100_set_gpc_tpc_mask(struct gk20a *g, u32 gpc_index); 30void gr_gv100_set_gpc_tpc_mask(struct gk20a *g, u32 gpc_index);
31void gr_gv100_init_sm_id_table(struct gk20a *g); 31int gr_gv100_init_sm_id_table(struct gk20a *g);
32void gr_gv100_program_sm_id_numbering(struct gk20a *g, 32void gr_gv100_program_sm_id_numbering(struct gk20a *g,
33 u32 gpc, u32 tpc, u32 smid); 33 u32 gpc, u32 tpc, u32 smid);
34int gr_gv100_load_smid_config(struct gk20a *g); 34int gr_gv100_load_smid_config(struct gk20a *g);