summaryrefslogtreecommitdiffstats
path: root/drivers/gpu/nvgpu/gp10b/gr_gp10b.c
diff options
context:
space:
mode:
Diffstat (limited to 'drivers/gpu/nvgpu/gp10b/gr_gp10b.c')
-rw-r--r--drivers/gpu/nvgpu/gp10b/gr_gp10b.c13
1 files changed, 6 insertions, 7 deletions
diff --git a/drivers/gpu/nvgpu/gp10b/gr_gp10b.c b/drivers/gpu/nvgpu/gp10b/gr_gp10b.c
index 9a30ad7c..3bddef4c 100644
--- a/drivers/gpu/nvgpu/gp10b/gr_gp10b.c
+++ b/drivers/gpu/nvgpu/gp10b/gr_gp10b.c
@@ -13,8 +13,6 @@
13 * more details. 13 * more details.
14 */ 14 */
15 15
16#include <soc/tegra/fuse.h>
17
18#include <dt-bindings/soc/gm20b-fuse.h> 16#include <dt-bindings/soc/gm20b-fuse.h>
19#include <dt-bindings/soc/gp10b-fuse.h> 17#include <dt-bindings/soc/gp10b-fuse.h>
20 18
@@ -24,6 +22,7 @@
24#include <nvgpu/dma.h> 22#include <nvgpu/dma.h>
25#include <nvgpu/bug.h> 23#include <nvgpu/bug.h>
26#include <nvgpu/debug.h> 24#include <nvgpu/debug.h>
25#include <nvgpu/fuse.h>
27 26
28#include "gk20a/gk20a.h" 27#include "gk20a/gk20a.h"
29#include "gk20a/gr_gk20a.h" 28#include "gk20a/gr_gk20a.h"
@@ -1571,15 +1570,15 @@ static void gr_gp10b_init_cyclestats(struct gk20a *g)
1571 1570
1572static void gr_gp10b_set_gpc_tpc_mask(struct gk20a *g, u32 gpc_index) 1571static void gr_gp10b_set_gpc_tpc_mask(struct gk20a *g, u32 gpc_index)
1573{ 1572{
1574 tegra_fuse_control_write(0x1, FUSE_FUSEBYPASS_0); 1573 nvgpu_tegra_fuse_write_bypass(0x1);
1575 tegra_fuse_control_write(0x0, FUSE_WRITE_ACCESS_SW_0); 1574 nvgpu_tegra_fuse_write_access_sw(0x0);
1576 1575
1577 if (g->gr.gpc_tpc_mask[gpc_index] == 0x1) 1576 if (g->gr.gpc_tpc_mask[gpc_index] == 0x1)
1578 tegra_fuse_control_write(0x2, FUSE_OPT_GPU_TPC0_DISABLE_0); 1577 nvgpu_tegra_fuse_write_opt_gpu_tpc0_disable(0x2);
1579 else if (g->gr.gpc_tpc_mask[gpc_index] == 0x2) 1578 else if (g->gr.gpc_tpc_mask[gpc_index] == 0x2)
1580 tegra_fuse_control_write(0x1, FUSE_OPT_GPU_TPC0_DISABLE_0); 1579 nvgpu_tegra_fuse_write_opt_gpu_tpc0_disable(0x1);
1581 else 1580 else
1582 tegra_fuse_control_write(0x0, FUSE_OPT_GPU_TPC0_DISABLE_0); 1581 nvgpu_tegra_fuse_write_opt_gpu_tpc0_disable(0x0);
1583} 1582}
1584 1583
1585static void gr_gp10b_get_access_map(struct gk20a *g, 1584static void gr_gp10b_get_access_map(struct gk20a *g,