summaryrefslogtreecommitdiffstats
path: root/drivers/gpu/nvgpu/gk20a
diff options
context:
space:
mode:
Diffstat (limited to 'drivers/gpu/nvgpu/gk20a')
-rw-r--r--drivers/gpu/nvgpu/gk20a/channel_sync_gk20a.c6
-rw-r--r--drivers/gpu/nvgpu/gk20a/fifo_gk20a.c2
2 files changed, 4 insertions, 4 deletions
diff --git a/drivers/gpu/nvgpu/gk20a/channel_sync_gk20a.c b/drivers/gpu/nvgpu/gk20a/channel_sync_gk20a.c
index b509c5c4..3fb35e94 100644
--- a/drivers/gpu/nvgpu/gk20a/channel_sync_gk20a.c
+++ b/drivers/gpu/nvgpu/gk20a/channel_sync_gk20a.c
@@ -576,16 +576,16 @@ static void add_sema_cmd(struct gk20a *g, struct channel_gk20a *c,
576 } 576 }
577 577
578 if (acquire) 578 if (acquire)
579 gpu_sema_verbose_dbg("(A) c=%d ACQ_GE %-4u owner=%-3d" 579 gpu_sema_verbose_dbg(g, "(A) c=%d ACQ_GE %-4u owner=%-3d"
580 "va=0x%llx cmd_mem=0x%llx b=0x%llx off=%u", 580 "va=0x%llx cmd_mem=0x%llx b=0x%llx off=%u",
581 ch, nvgpu_semaphore_get_value(s), 581 ch, nvgpu_semaphore_get_value(s),
582 s->hw_sema->ch->hw_chid, va, cmd->gva, 582 s->hw_sema->ch->hw_chid, va, cmd->gva,
583 cmd->mem->gpu_va, ob); 583 cmd->mem->gpu_va, ob);
584 else 584 else
585 gpu_sema_verbose_dbg("(R) c=%d INCR %u (%u) va=0x%llx " 585 gpu_sema_verbose_dbg(g, "(R) c=%d INCR %u (%u) va=0x%llx "
586 "cmd_mem=0x%llx b=0x%llx off=%u", 586 "cmd_mem=0x%llx b=0x%llx off=%u",
587 ch, nvgpu_semaphore_get_value(s), 587 ch, nvgpu_semaphore_get_value(s),
588 readl(s->hw_sema->value), va, cmd->gva, 588 nvgpu_semaphore_read(s), va, cmd->gva,
589 cmd->mem->gpu_va, ob); 589 cmd->mem->gpu_va, ob);
590} 590}
591 591
diff --git a/drivers/gpu/nvgpu/gk20a/fifo_gk20a.c b/drivers/gpu/nvgpu/gk20a/fifo_gk20a.c
index 314d4551..e89e9f68 100644
--- a/drivers/gpu/nvgpu/gk20a/fifo_gk20a.c
+++ b/drivers/gpu/nvgpu/gk20a/fifo_gk20a.c
@@ -3833,7 +3833,7 @@ void gk20a_dump_channel_status_ramfc(struct gk20a *g,
3833 if (hw_sema) 3833 if (hw_sema)
3834 gk20a_debug_output(o, "SEMA STATE: value: 0x%08x " 3834 gk20a_debug_output(o, "SEMA STATE: value: 0x%08x "
3835 "next_val: 0x%08x addr: 0x%010llx\n", 3835 "next_val: 0x%08x addr: 0x%010llx\n",
3836 readl(hw_sema->value), 3836 __nvgpu_semaphore_read(hw_sema),
3837 atomic_read(&hw_sema->next_value), 3837 atomic_read(&hw_sema->next_value),
3838 nvgpu_hw_sema_addr(hw_sema)); 3838 nvgpu_hw_sema_addr(hw_sema));
3839 3839