summaryrefslogtreecommitdiffstats
path: root/drivers/gpu/nvgpu/gk20a
diff options
context:
space:
mode:
Diffstat (limited to 'drivers/gpu/nvgpu/gk20a')
-rw-r--r--drivers/gpu/nvgpu/gk20a/mm_gk20a.c2
-rw-r--r--drivers/gpu/nvgpu/gk20a/mm_gk20a.h2
2 files changed, 4 insertions, 0 deletions
diff --git a/drivers/gpu/nvgpu/gk20a/mm_gk20a.c b/drivers/gpu/nvgpu/gk20a/mm_gk20a.c
index 3635bfc2..0b383a83 100644
--- a/drivers/gpu/nvgpu/gk20a/mm_gk20a.c
+++ b/drivers/gpu/nvgpu/gk20a/mm_gk20a.c
@@ -287,6 +287,7 @@ static void update_gmmu_pte_locked(struct vm_gk20a *vm,
287} 287}
288 288
289enum gmmu_pgsz_gk20a gk20a_get_pde_pgsz(struct gk20a *g, 289enum gmmu_pgsz_gk20a gk20a_get_pde_pgsz(struct gk20a *g,
290 const struct gk20a_mmu_level *l,
290 struct nvgpu_gmmu_pd *pd, u32 pd_idx) 291 struct nvgpu_gmmu_pd *pd, u32 pd_idx)
291{ 292{
292 /* 293 /*
@@ -296,6 +297,7 @@ enum gmmu_pgsz_gk20a gk20a_get_pde_pgsz(struct gk20a *g,
296} 297}
297 298
298enum gmmu_pgsz_gk20a gk20a_get_pte_pgsz(struct gk20a *g, 299enum gmmu_pgsz_gk20a gk20a_get_pte_pgsz(struct gk20a *g,
300 const struct gk20a_mmu_level *l,
299 struct nvgpu_gmmu_pd *pd, u32 pd_idx) 301 struct nvgpu_gmmu_pd *pd, u32 pd_idx)
300{ 302{
301 /* 303 /*
diff --git a/drivers/gpu/nvgpu/gk20a/mm_gk20a.h b/drivers/gpu/nvgpu/gk20a/mm_gk20a.h
index 2478ee1f..ee0c2a07 100644
--- a/drivers/gpu/nvgpu/gk20a/mm_gk20a.h
+++ b/drivers/gpu/nvgpu/gk20a/mm_gk20a.h
@@ -184,7 +184,9 @@ extern const struct gk20a_mmu_level gk20a_mm_levels_64k[];
184extern const struct gk20a_mmu_level gk20a_mm_levels_128k[]; 184extern const struct gk20a_mmu_level gk20a_mm_levels_128k[];
185 185
186enum gmmu_pgsz_gk20a gk20a_get_pde_pgsz(struct gk20a *g, 186enum gmmu_pgsz_gk20a gk20a_get_pde_pgsz(struct gk20a *g,
187 const struct gk20a_mmu_level *l,
187 struct nvgpu_gmmu_pd *pd, u32 pd_idx); 188 struct nvgpu_gmmu_pd *pd, u32 pd_idx);
188enum gmmu_pgsz_gk20a gk20a_get_pte_pgsz(struct gk20a *g, 189enum gmmu_pgsz_gk20a gk20a_get_pte_pgsz(struct gk20a *g,
190 const struct gk20a_mmu_level *l,
189 struct nvgpu_gmmu_pd *pd, u32 pd_idx); 191 struct nvgpu_gmmu_pd *pd, u32 pd_idx);
190#endif /* MM_GK20A_H */ 192#endif /* MM_GK20A_H */