summaryrefslogtreecommitdiffstats
path: root/drivers/gpu/nvgpu/gk20a/gr_gk20a.c
diff options
context:
space:
mode:
Diffstat (limited to 'drivers/gpu/nvgpu/gk20a/gr_gk20a.c')
-rw-r--r--drivers/gpu/nvgpu/gk20a/gr_gk20a.c6
1 files changed, 4 insertions, 2 deletions
diff --git a/drivers/gpu/nvgpu/gk20a/gr_gk20a.c b/drivers/gpu/nvgpu/gk20a/gr_gk20a.c
index 7f24747c..1a93d546 100644
--- a/drivers/gpu/nvgpu/gk20a/gr_gk20a.c
+++ b/drivers/gpu/nvgpu/gk20a/gr_gk20a.c
@@ -4502,7 +4502,7 @@ static int gr_gk20a_zcull_init_hw(struct gk20a *g, struct gr_gk20a *gr)
4502 return 0; 4502 return 0;
4503} 4503}
4504 4504
4505static void gk20a_gr_enable_gpc_exceptions(struct gk20a *g) 4505void gk20a_gr_enable_gpc_exceptions(struct gk20a *g)
4506{ 4506{
4507 struct gr_gk20a *gr = &g->gr; 4507 struct gr_gk20a *gr = &g->gr;
4508 u32 tpc_mask; 4508 u32 tpc_mask;
@@ -4641,7 +4641,8 @@ static int gk20a_init_gr_setup_hw(struct gk20a *g)
4641 g->ops.gr.set_hww_esr_report_mask(g); 4641 g->ops.gr.set_hww_esr_report_mask(g);
4642 4642
4643 /* enable TPC exceptions per GPC */ 4643 /* enable TPC exceptions per GPC */
4644 gk20a_gr_enable_gpc_exceptions(g); 4644 if (g->ops.gr.enable_gpc_exceptions)
4645 g->ops.gr.enable_gpc_exceptions(g);
4645 4646
4646 /* TBD: ECC for L1/SM */ 4647 /* TBD: ECC for L1/SM */
4647 /* TBD: enable per BE exceptions */ 4648 /* TBD: enable per BE exceptions */
@@ -9113,6 +9114,7 @@ void gk20a_init_gr_ops(struct gpu_ops *gops)
9113 gops->gr.mask_hww_warp_esr = gk20a_mask_hww_warp_esr; 9114 gops->gr.mask_hww_warp_esr = gk20a_mask_hww_warp_esr;
9114 gops->gr.handle_sm_exception = gr_gk20a_handle_sm_exception; 9115 gops->gr.handle_sm_exception = gr_gk20a_handle_sm_exception;
9115 gops->gr.handle_tex_exception = gr_gk20a_handle_tex_exception; 9116 gops->gr.handle_tex_exception = gr_gk20a_handle_tex_exception;
9117 gops->gr.enable_gpc_exceptions = gk20a_gr_enable_gpc_exceptions;
9116 gops->gr.get_lrf_tex_ltc_dram_override = NULL; 9118 gops->gr.get_lrf_tex_ltc_dram_override = NULL;
9117 gops->gr.update_smpc_ctxsw_mode = gr_gk20a_update_smpc_ctxsw_mode; 9119 gops->gr.update_smpc_ctxsw_mode = gr_gk20a_update_smpc_ctxsw_mode;
9118 gops->gr.update_hwpm_ctxsw_mode = gr_gk20a_update_hwpm_ctxsw_mode; 9120 gops->gr.update_hwpm_ctxsw_mode = gr_gk20a_update_hwpm_ctxsw_mode;