summaryrefslogtreecommitdiffstats
path: root/drivers/gpu/nvgpu/common/pmu/pmu_perfmon.c
diff options
context:
space:
mode:
Diffstat (limited to 'drivers/gpu/nvgpu/common/pmu/pmu_perfmon.c')
-rw-r--r--drivers/gpu/nvgpu/common/pmu/pmu_perfmon.c6
1 files changed, 3 insertions, 3 deletions
diff --git a/drivers/gpu/nvgpu/common/pmu/pmu_perfmon.c b/drivers/gpu/nvgpu/common/pmu/pmu_perfmon.c
index 750906ce..f87bd175 100644
--- a/drivers/gpu/nvgpu/common/pmu/pmu_perfmon.c
+++ b/drivers/gpu/nvgpu/common/pmu/pmu_perfmon.c
@@ -112,7 +112,7 @@ int nvgpu_pmu_init_perfmon(struct nvgpu_pmu *pmu)
112 payload.in.offset = pv->get_perfmon_cmd_init_offsetofvar(COUNTER_ALLOC); 112 payload.in.offset = pv->get_perfmon_cmd_init_offsetofvar(COUNTER_ALLOC);
113 113
114 nvgpu_pmu_dbg(g, "cmd post PMU_PERFMON_CMD_ID_INIT"); 114 nvgpu_pmu_dbg(g, "cmd post PMU_PERFMON_CMD_ID_INIT");
115 gk20a_pmu_cmd_post(g, &cmd, NULL, &payload, PMU_COMMAND_QUEUE_LPQ, 115 nvgpu_pmu_cmd_post(g, &cmd, NULL, &payload, PMU_COMMAND_QUEUE_LPQ,
116 NULL, NULL, &seq, ~0); 116 NULL, NULL, &seq, ~0);
117 117
118 return 0; 118 return 0;
@@ -160,7 +160,7 @@ int nvgpu_pmu_perfmon_start_sampling(struct nvgpu_pmu *pmu)
160 pv->get_perfmon_cmd_start_offsetofvar(COUNTER_ALLOC); 160 pv->get_perfmon_cmd_start_offsetofvar(COUNTER_ALLOC);
161 161
162 nvgpu_pmu_dbg(g, "cmd post PMU_PERFMON_CMD_ID_START"); 162 nvgpu_pmu_dbg(g, "cmd post PMU_PERFMON_CMD_ID_START");
163 gk20a_pmu_cmd_post(g, &cmd, NULL, &payload, PMU_COMMAND_QUEUE_LPQ, 163 nvgpu_pmu_cmd_post(g, &cmd, NULL, &payload, PMU_COMMAND_QUEUE_LPQ,
164 NULL, NULL, &seq, ~0); 164 NULL, NULL, &seq, ~0);
165 165
166 return 0; 166 return 0;
@@ -183,7 +183,7 @@ int nvgpu_pmu_perfmon_stop_sampling(struct nvgpu_pmu *pmu)
183 cmd.cmd.perfmon.stop.cmd_type = PMU_PERFMON_CMD_ID_STOP; 183 cmd.cmd.perfmon.stop.cmd_type = PMU_PERFMON_CMD_ID_STOP;
184 184
185 nvgpu_pmu_dbg(g, "cmd post PMU_PERFMON_CMD_ID_STOP"); 185 nvgpu_pmu_dbg(g, "cmd post PMU_PERFMON_CMD_ID_STOP");
186 gk20a_pmu_cmd_post(g, &cmd, NULL, NULL, PMU_COMMAND_QUEUE_LPQ, 186 nvgpu_pmu_cmd_post(g, &cmd, NULL, NULL, PMU_COMMAND_QUEUE_LPQ,
187 NULL, NULL, &seq, ~0); 187 NULL, NULL, &seq, ~0);
188 return 0; 188 return 0;
189} 189}