summaryrefslogtreecommitdiffstats
path: root/drivers/gpu/nvgpu/common/mm/nvgpu_mem.c
diff options
context:
space:
mode:
Diffstat (limited to 'drivers/gpu/nvgpu/common/mm/nvgpu_mem.c')
-rw-r--r--drivers/gpu/nvgpu/common/mm/nvgpu_mem.c16
1 files changed, 9 insertions, 7 deletions
diff --git a/drivers/gpu/nvgpu/common/mm/nvgpu_mem.c b/drivers/gpu/nvgpu/common/mm/nvgpu_mem.c
index 73b6b2a7..f7c51f42 100644
--- a/drivers/gpu/nvgpu/common/mm/nvgpu_mem.c
+++ b/drivers/gpu/nvgpu/common/mm/nvgpu_mem.c
@@ -1,5 +1,5 @@
1/* 1/*
2 * Copyright (c) 2017, NVIDIA CORPORATION. All rights reserved. 2 * Copyright (c) 2017-2018, NVIDIA CORPORATION. All rights reserved.
3 * 3 *
4 * Permission is hereby granted, free of charge, to any person obtaining a 4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"), 5 * copy of this software and associated documentation files (the "Software"),
@@ -28,27 +28,29 @@
28 28
29#include "gk20a/gk20a.h" 29#include "gk20a/gk20a.h"
30 30
31void *nvgpu_sgt_get_next(struct nvgpu_sgt *sgt, void *sgl) 31struct nvgpu_sgl *nvgpu_sgt_get_next(struct nvgpu_sgt *sgt,
32 struct nvgpu_sgl *sgl)
32{ 33{
33 return sgt->ops->sgl_next(sgl); 34 return sgt->ops->sgl_next(sgl);
34} 35}
35 36
36u64 nvgpu_sgt_get_phys(struct nvgpu_sgt *sgt, void *sgl) 37u64 nvgpu_sgt_get_phys(struct nvgpu_sgt *sgt, struct nvgpu_sgl *sgl)
37{ 38{
38 return sgt->ops->sgl_phys(sgl); 39 return sgt->ops->sgl_phys(sgl);
39} 40}
40 41
41u64 nvgpu_sgt_get_dma(struct nvgpu_sgt *sgt, void *sgl) 42u64 nvgpu_sgt_get_dma(struct nvgpu_sgt *sgt, struct nvgpu_sgl *sgl)
42{ 43{
43 return sgt->ops->sgl_dma(sgl); 44 return sgt->ops->sgl_dma(sgl);
44} 45}
45 46
46u64 nvgpu_sgt_get_length(struct nvgpu_sgt *sgt, void *sgl) 47u64 nvgpu_sgt_get_length(struct nvgpu_sgt *sgt, struct nvgpu_sgl *sgl)
47{ 48{
48 return sgt->ops->sgl_length(sgl); 49 return sgt->ops->sgl_length(sgl);
49} 50}
50 51
51u64 nvgpu_sgt_get_gpu_addr(struct gk20a *g, struct nvgpu_sgt *sgt, void *sgl, 52u64 nvgpu_sgt_get_gpu_addr(struct gk20a *g, struct nvgpu_sgt *sgt,
53 struct nvgpu_sgl *sgl,
52 struct nvgpu_gmmu_attrs *attrs) 54 struct nvgpu_gmmu_attrs *attrs)
53{ 55{
54 return sgt->ops->sgl_gpu_addr(g, sgl, attrs); 56 return sgt->ops->sgl_gpu_addr(g, sgl, attrs);
@@ -88,7 +90,7 @@ u64 nvgpu_mem_iommu_translate(struct gk20a *g, u64 phys)
88u64 nvgpu_sgt_alignment(struct gk20a *g, struct nvgpu_sgt *sgt) 90u64 nvgpu_sgt_alignment(struct gk20a *g, struct nvgpu_sgt *sgt)
89{ 91{
90 u64 align = 0, chunk_align = 0; 92 u64 align = 0, chunk_align = 0;
91 void *sgl; 93 struct nvgpu_sgl *sgl;
92 94
93 /* 95 /*
94 * If this SGT is iommuable and we want to use the IOMMU address then 96 * If this SGT is iommuable and we want to use the IOMMU address then