summaryrefslogtreecommitdiffstats
path: root/include
diff options
context:
space:
mode:
authorDeepak Nibade <dnibade@nvidia.com>2018-01-30 07:05:36 -0500
committermobile promotions <svcmobile_promotions@nvidia.com>2018-02-07 18:35:43 -0500
commit0c8deb74aff6d0781cdf3278f56d7bce42b16a67 (patch)
tree5520e862370a59dc5f92106af0138d5de75af6f0 /include
parent2a9431bbe008d9d6bcd10113341e4106cb3e564a (diff)
gpu: nvgpu: add characteristic flag for syncpoint address support
Add characteristic flag NVGPU_GPU_FLAGS_SUPPORT_SYNCPOINT_ADDRESS to indicate if platform supports semaphore GPU_VA address for a syncpoint Define NVGPU_SUPPORT_SYNCPOINT_ADDRESS for core driver book keeping Set this flag for both GV100 and GV11B since Xavier SoC supports a semaphore GPU_VA address for a syncpoint through syncpoint SHIM Bug 200327559 Change-Id: I1f31673c9fd59f493d0b35a80d23151fc063ae06 Signed-off-by: Deepak Nibade <dnibade@nvidia.com> Reviewed-on: https://git-master.nvidia.com/r/1649364 Reviewed-by: svc-mobile-coverity <svc-mobile-coverity@nvidia.com> GVS: Gerrit_Virtual_Submit Reviewed-by: Terje Bergstrom <tbergstrom@nvidia.com> Reviewed-by: mobile promotions <svcmobile_promotions@nvidia.com> Tested-by: mobile promotions <svcmobile_promotions@nvidia.com>
Diffstat (limited to 'include')
-rw-r--r--include/uapi/linux/nvgpu.h2
1 files changed, 2 insertions, 0 deletions
diff --git a/include/uapi/linux/nvgpu.h b/include/uapi/linux/nvgpu.h
index 95acc63c..6821af07 100644
--- a/include/uapi/linux/nvgpu.h
+++ b/include/uapi/linux/nvgpu.h
@@ -154,6 +154,8 @@ struct nvgpu_gpu_zbc_query_table_args {
154#define NVGPU_GPU_FLAGS_SUPPORT_DETERMINISTIC_OPTS (1ULL << 24) 154#define NVGPU_GPU_FLAGS_SUPPORT_DETERMINISTIC_OPTS (1ULL << 24)
155/* SCG support is available */ 155/* SCG support is available */
156#define NVGPU_GPU_FLAGS_SUPPORT_SCG (1ULL << 25) 156#define NVGPU_GPU_FLAGS_SUPPORT_SCG (1ULL << 25)
157/* GPU_VA address of a syncpoint is supported */
158#define NVGPU_GPU_FLAGS_SUPPORT_SYNCPOINT_ADDRESS (1ULL << 26)
157/* SM LRF ECC is enabled */ 159/* SM LRF ECC is enabled */
158#define NVGPU_GPU_FLAGS_ECC_ENABLED_SM_LRF (1ULL << 60) 160#define NVGPU_GPU_FLAGS_ECC_ENABLED_SM_LRF (1ULL << 60)
159/* SM SHM ECC is enabled */ 161/* SM SHM ECC is enabled */