summaryrefslogtreecommitdiffstats
path: root/include/linux/tegra_vgpu.h
diff options
context:
space:
mode:
authorSachit Kadle <skadle@nvidia.com>2017-01-09 20:34:14 -0500
committermobile promotions <svcmobile_promotions@nvidia.com>2017-06-19 19:36:26 -0400
commit4d8895276003edf0183c94f3e2f5de378bf9d345 (patch)
tree8093dd0531718b05f8796a226c0d3f747d2289c3 /include/linux/tegra_vgpu.h
parentb3a7c2b305ec6f895dc236f0c5f163bd4cbeb248 (diff)
gpu: nvgpu: vgpu: add freq capping support
Currently callbacks from the PM_QOS framework (for thermal events), result in a RPC call to set GPU frequency. Since the governor will now be responsible for setting desired rate, the max PM_QOS callback will now cap the possible GPU frequency w/ a new RPC call to the server. The server is responsible for setting the ultimate frequency based on the cap & desired rates. Jira VFND-3699 Change-Id: I806e309c40abc2f1381b6a23f2d898cfe26f9794 Signed-off-by: Sachit Kadle <skadle@nvidia.com> Reviewed-on: http://git-master/r/1295543 (cherry picked from commit e81693c6e087f8f10a985be83715042fc590d6db) Reviewed-on: http://git-master/r/1282467 (cherry picked from commit 7b4e0db647572e82a8d53e823c36b465781f4942) Reviewed-on: http://git-master/r/1321836 (cherry picked from commit 57dafc08a57ea768eb302bf1adb901425ce2f835) Reviewed-on: http://git-master/r/1313469 Tested-by: Aparna Das <aparnad@nvidia.com> Reviewed-by: Automatic_Commit_Validation_User Reviewed-by: Richard Zhao <rizhao@nvidia.com> GVS: Gerrit_Virtual_Submit Reviewed-by: Terje Bergstrom <tbergstrom@nvidia.com>
Diffstat (limited to 'include/linux/tegra_vgpu.h')
-rw-r--r--include/linux/tegra_vgpu.h1
1 files changed, 1 insertions, 0 deletions
diff --git a/include/linux/tegra_vgpu.h b/include/linux/tegra_vgpu.h
index 4d1e1ac9..f0a809ba 100644
--- a/include/linux/tegra_vgpu.h
+++ b/include/linux/tegra_vgpu.h
@@ -102,6 +102,7 @@ enum {
102 TEGRA_VGPU_CMD_CLEAR_SM_ERROR_STATE = 68, 102 TEGRA_VGPU_CMD_CLEAR_SM_ERROR_STATE = 68,
103 TEGRA_VGPU_CMD_GET_GPU_CLK_RATE = 69, 103 TEGRA_VGPU_CMD_GET_GPU_CLK_RATE = 69,
104 TEGRA_VGPU_CMD_GET_GPU_FREQ_TABLE = 70, 104 TEGRA_VGPU_CMD_GET_GPU_FREQ_TABLE = 70,
105 TEGRA_VGPU_CMD_CAP_GPU_CLK_RATE = 71,
105 TEGRA_VGPU_CMD_PROF_MGT = 72, 106 TEGRA_VGPU_CMD_PROF_MGT = 72,
106 TEGRA_VGPU_CMD_GET_TIMESTAMPS_ZIPPER = 74, 107 TEGRA_VGPU_CMD_GET_TIMESTAMPS_ZIPPER = 74,
107}; 108};