summaryrefslogtreecommitdiffstats
path: root/drivers/gpu/nvgpu
diff options
context:
space:
mode:
authorMihir Thakkar <mthakkar@nvidia.com>2017-01-17 19:56:40 -0500
committermobile promotions <svcmobile_promotions@nvidia.com>2017-01-24 17:06:06 -0500
commitbbc23423317212d9f459a78314dde68fbc5d619f (patch)
tree54ec19b3c8d10800972eedc78f1f56553d1811d0 /drivers/gpu/nvgpu
parent16bf1e941699c70240d87143e6ee923e32c7b4a0 (diff)
gpu: nvgpu: Debug spew for context priority & Gfxp
Prints out Timeslice value, Interleave level, Graphics preemption mode and compute preempt mode along with chid, tsgid, pid. Enable it with setting dbg_mask with 8192 Bug 1855710 Change-Id: I60efef9810587f8fedd4e2ba62ba67d06d84faea Signed-off-by: Mihir Thakkar <mthakkar@nvidia.com> Reviewed-on: http://git-master/r/1287141 Reviewed-by: Alex Waterman <alexw@nvidia.com> GVS: Gerrit_Virtual_Submit Reviewed-by: Terje Bergstrom <tbergstrom@nvidia.com>
Diffstat (limited to 'drivers/gpu/nvgpu')
-rw-r--r--drivers/gpu/nvgpu/gk20a/channel_gk20a.c5
-rw-r--r--drivers/gpu/nvgpu/gp10b/gr_gp10b.c8
2 files changed, 13 insertions, 0 deletions
diff --git a/drivers/gpu/nvgpu/gk20a/channel_gk20a.c b/drivers/gpu/nvgpu/gk20a/channel_gk20a.c
index 2f71e13a..793c97c3 100644
--- a/drivers/gpu/nvgpu/gk20a/channel_gk20a.c
+++ b/drivers/gpu/nvgpu/gk20a/channel_gk20a.c
@@ -777,6 +777,8 @@ int gk20a_channel_set_runlist_interleave(struct channel_gk20a *ch,
777 break; 777 break;
778 } 778 }
779 779
780 gk20a_dbg(gpu_dbg_sched, "chid=%u interleave=%u", ch->hw_chid, level);
781
780 return ret ? ret : g->ops.fifo.update_runlist(g, ch->runlist_id, ~0, true, true); 782 return ret ? ret : g->ops.fifo.update_runlist(g, ch->runlist_id, ~0, true, true);
781} 783}
782 784
@@ -3360,6 +3362,9 @@ int gk20a_channel_set_timeslice(struct channel_gk20a *ch, u32 timeslice)
3360 3362
3361 ch->timeslice_us = timeslice; 3363 ch->timeslice_us = timeslice;
3362 3364
3365 gk20a_dbg(gpu_dbg_sched, "chid=%u timeslice=%u us",
3366 ch->hw_chid, timeslice);
3367
3363 return channel_gk20a_set_schedule_params(ch); 3368 return channel_gk20a_set_schedule_params(ch);
3364} 3369}
3365 3370
diff --git a/drivers/gpu/nvgpu/gp10b/gr_gp10b.c b/drivers/gpu/nvgpu/gp10b/gr_gp10b.c
index 84482d68..e04aec7d 100644
--- a/drivers/gpu/nvgpu/gp10b/gr_gp10b.c
+++ b/drivers/gpu/nvgpu/gp10b/gr_gp10b.c
@@ -2098,6 +2098,14 @@ static int gr_gp10b_set_preemption_mode(struct channel_gk20a *ch,
2098 return 0; 2098 return 0;
2099 2099
2100 if (g->ops.gr.set_ctxsw_preemption_mode) { 2100 if (g->ops.gr.set_ctxsw_preemption_mode) {
2101
2102 gk20a_dbg(gpu_dbg_sched, "chid=%d tsgid=%d pid=%d "
2103 "graphics_preempt=%d compute_preempt=%d",
2104 ch->hw_chid,
2105 ch->tsgid,
2106 ch->tgid,
2107 graphics_preempt_mode,
2108 compute_preempt_mode);
2101 err = g->ops.gr.set_ctxsw_preemption_mode(g, gr_ctx, vm, class, 2109 err = g->ops.gr.set_ctxsw_preemption_mode(g, gr_ctx, vm, class,
2102 graphics_preempt_mode, compute_preempt_mode); 2110 graphics_preempt_mode, compute_preempt_mode);
2103 if (err) { 2111 if (err) {