summaryrefslogtreecommitdiffstats
path: root/drivers/gpu/nvgpu
diff options
context:
space:
mode:
authorSeema Khowala <seemaj@nvidia.com>2017-04-27 14:02:41 -0400
committermobile promotions <svcmobile_promotions@nvidia.com>2017-04-28 17:54:26 -0400
commit92895a57a733cffe9f4318be9a5064c9e32350e1 (patch)
tree9b523f3cfdcdab76bd10d9a89c5e2b4c274646f7 /drivers/gpu/nvgpu
parent7fdf02f554a5e922d0cc6797854c5fcfd78bf55f (diff)
gpu: nvgpu: gv11b: fix error for static code analysis
Functions that are not declared in header files are made static Bug 200299572 Change-Id: Ibf9e9cc9f48ad9ceaa202d1bb7ed57724057cda0 Signed-off-by: Seema Khowala <seemaj@nvidia.com> Reviewed-on: http://git-master/r/1471538 Reviewed-by: svccoveritychecker <svccoveritychecker@nvidia.com> GVS: Gerrit_Virtual_Submit Reviewed-by: Terje Bergstrom <tbergstrom@nvidia.com>
Diffstat (limited to 'drivers/gpu/nvgpu')
-rw-r--r--drivers/gpu/nvgpu/gv11b/fifo_gv11b.c8
-rw-r--r--drivers/gpu/nvgpu/gv11b/gr_gv11b.c2
-rw-r--r--drivers/gpu/nvgpu/gv11b/ltc_gv11b.c2
3 files changed, 6 insertions, 6 deletions
diff --git a/drivers/gpu/nvgpu/gv11b/fifo_gv11b.c b/drivers/gpu/nvgpu/gv11b/fifo_gv11b.c
index f16fbb98..421ccd15 100644
--- a/drivers/gpu/nvgpu/gv11b/fifo_gv11b.c
+++ b/drivers/gpu/nvgpu/gv11b/fifo_gv11b.c
@@ -532,7 +532,7 @@ static void gv11b_reset_pbdma_faulted_tsg(struct tsg_gk20a *tsg)
532 up_read(&tsg->ch_list_lock); 532 up_read(&tsg->ch_list_lock);
533} 533}
534 534
535u32 gv11b_fifo_get_runlists_mask(struct gk20a *g, u32 act_eng_bitmask, 535static u32 gv11b_fifo_get_runlists_mask(struct gk20a *g, u32 act_eng_bitmask,
536 u32 id, unsigned int id_type, unsigned int rc_type, 536 u32 id, unsigned int id_type, unsigned int rc_type,
537 struct mmu_fault_info *mmfault) 537 struct mmu_fault_info *mmfault)
538{ 538{
@@ -639,7 +639,7 @@ static int gv11b_fifo_poll_runlist_preempt_pending(struct gk20a *g,
639 return ret; 639 return ret;
640} 640}
641 641
642int gv11b_fifo_is_preempt_pending(struct gk20a *g, u32 id, 642static int gv11b_fifo_is_preempt_pending(struct gk20a *g, u32 id,
643 unsigned int id_type, unsigned int timeout_rc_type) 643 unsigned int id_type, unsigned int timeout_rc_type)
644{ 644{
645 struct fifo_gk20a *f = &g->fifo; 645 struct fifo_gk20a *f = &g->fifo;
@@ -856,7 +856,7 @@ static int gv11b_fifo_preempt_ch_tsg(struct gk20a *g, u32 id,
856 856
857} 857}
858 858
859void gv11b_fifo_teardown_ch_tsg(struct gk20a *g, u32 act_eng_bitmask, 859static void gv11b_fifo_teardown_ch_tsg(struct gk20a *g, u32 act_eng_bitmask,
860 u32 id, unsigned int id_type, unsigned int rc_type, 860 u32 id, unsigned int id_type, unsigned int rc_type,
861 struct mmu_fault_info *mmfault) 861 struct mmu_fault_info *mmfault)
862{ 862{
@@ -1075,7 +1075,7 @@ static u32 gv11b_fifo_intr_0_en_mask(struct gk20a *g)
1075 return intr_0_en_mask; 1075 return intr_0_en_mask;
1076} 1076}
1077 1077
1078int gv11b_init_fifo_reset_enable_hw(struct gk20a *g) 1078static int gv11b_init_fifo_reset_enable_hw(struct gk20a *g)
1079{ 1079{
1080 u32 intr_stall; 1080 u32 intr_stall;
1081 u32 mask; 1081 u32 mask;
diff --git a/drivers/gpu/nvgpu/gv11b/gr_gv11b.c b/drivers/gpu/nvgpu/gv11b/gr_gv11b.c
index 190e3df5..7638baaf 100644
--- a/drivers/gpu/nvgpu/gv11b/gr_gv11b.c
+++ b/drivers/gpu/nvgpu/gv11b/gr_gv11b.c
@@ -1963,7 +1963,7 @@ static void gr_gv11b_write_pm_ptr(struct gk20a *g,
1963 ctxsw_prog_main_image_pm_ptr_hi_o(), va_hi); 1963 ctxsw_prog_main_image_pm_ptr_hi_o(), va_hi);
1964} 1964}
1965 1965
1966void gr_gv11b_init_elcg_mode(struct gk20a *g, u32 mode, u32 engine) 1966static void gr_gv11b_init_elcg_mode(struct gk20a *g, u32 mode, u32 engine)
1967{ 1967{
1968 u32 gate_ctrl; 1968 u32 gate_ctrl;
1969 1969
diff --git a/drivers/gpu/nvgpu/gv11b/ltc_gv11b.c b/drivers/gpu/nvgpu/gv11b/ltc_gv11b.c
index 415266af..c1398f92 100644
--- a/drivers/gpu/nvgpu/gv11b/ltc_gv11b.c
+++ b/drivers/gpu/nvgpu/gv11b/ltc_gv11b.c
@@ -74,7 +74,7 @@ static void gv11b_ltc_init_fs_state(struct gk20a *g)
74 ltc_intr); 74 ltc_intr);
75} 75}
76 76
77u32 gv11b_ltc_cbc_fix_config(struct gk20a *g, int base) 77static u32 gv11b_ltc_cbc_fix_config(struct gk20a *g, int base)
78{ 78{
79 u32 val = gk20a_readl(g, ltc_ltcs_ltss_cbc_num_active_ltcs_r()); 79 u32 val = gk20a_readl(g, ltc_ltcs_ltss_cbc_num_active_ltcs_r());
80 80