summaryrefslogtreecommitdiffstats
path: root/drivers/gpu/nvgpu/vgpu/gv11b/vgpu_fifo_gv11b.c
diff options
context:
space:
mode:
authorRichard Zhao <rizhao@nvidia.com>2017-09-20 14:28:07 -0400
committermobile promotions <svcmobile_promotions@nvidia.com>2017-09-26 19:00:05 -0400
commit971987f363751076a9bddddf7deb5a5a17e8739a (patch)
tree54448e63b755f33318deaf040a6e85ea31b599d3 /drivers/gpu/nvgpu/vgpu/gv11b/vgpu_fifo_gv11b.c
parentd61643c0200983dc340d37962bb0a3ca900a3e97 (diff)
gpu: nvgpu: vgpu: unset gops->fifo.tsg_verify_status_faulted
The native code of fault checking accesses channel registers which is impossible for vgpu. vgpu needs to implement its own later. Bug 200349281 Change-Id: Iea78ad5457bcc30d0545bbe2e1cd1dba76ed2680 Signed-off-by: Richard Zhao <rizhao@nvidia.com> Reviewed-on: https://git-master.nvidia.com/r/1564715 Reviewed-by: mobile promotions <svcmobile_promotions@nvidia.com> Tested-by: mobile promotions <svcmobile_promotions@nvidia.com>
Diffstat (limited to 'drivers/gpu/nvgpu/vgpu/gv11b/vgpu_fifo_gv11b.c')
-rw-r--r--drivers/gpu/nvgpu/vgpu/gv11b/vgpu_fifo_gv11b.c2
1 files changed, 2 insertions, 0 deletions
diff --git a/drivers/gpu/nvgpu/vgpu/gv11b/vgpu_fifo_gv11b.c b/drivers/gpu/nvgpu/vgpu/gv11b/vgpu_fifo_gv11b.c
index 3df082fc..ff13b11f 100644
--- a/drivers/gpu/nvgpu/vgpu/gv11b/vgpu_fifo_gv11b.c
+++ b/drivers/gpu/nvgpu/vgpu/gv11b/vgpu_fifo_gv11b.c
@@ -50,4 +50,6 @@ void vgpu_gv11b_init_fifo_ops(struct gpu_ops *gops)
50 50
51 gops->fifo.init_fifo_setup_hw = vgpu_gv11b_init_fifo_setup_hw; 51 gops->fifo.init_fifo_setup_hw = vgpu_gv11b_init_fifo_setup_hw;
52 gops->fifo.free_channel_ctx_header = vgpu_gv11b_free_subctx_header; 52 gops->fifo.free_channel_ctx_header = vgpu_gv11b_free_subctx_header;
53 /* TODO: implement it for CE fault */
54 gops->fifo.tsg_verify_status_faulted = NULL;
53} 55}