summaryrefslogtreecommitdiffstats
path: root/drivers/gpu/nvgpu/vgpu/gr_vgpu.h
diff options
context:
space:
mode:
authorTerje Bergstrom <tbergstrom@nvidia.com>2017-10-26 18:44:43 -0400
committermobile promotions <svcmobile_promotions@nvidia.com>2017-10-29 14:02:32 -0400
commit721315298b0d02cedfd186ce3b61da1acd4020b8 (patch)
tree225df4a90d73c379a1ddfa60683edb3521f63739 /drivers/gpu/nvgpu/vgpu/gr_vgpu.h
parent4d2d890c01b94d10ad55643a4c2c159a98419efe (diff)
gpu: nvgpu: Make alloc_obj_ctx args Linux specific
Use nvgpu_alloc_obj_ctx_args structure specific to Linux code only. Pass the fields of the structure as separate arguments to all common functions. gr_ops_gp10b.h referred to the struct, but it's not used anywhere, so delete the file. JIRA NVGPU-259 Change-Id: Idba78d48de1c30f205a42da2fe47a9f8c03735f1 Signed-off-by: Terje Bergstrom <tbergstrom@nvidia.com> Reviewed-on: https://git-master.nvidia.com/r/1586563 Reviewed-by: mobile promotions <svcmobile_promotions@nvidia.com> Tested-by: mobile promotions <svcmobile_promotions@nvidia.com>
Diffstat (limited to 'drivers/gpu/nvgpu/vgpu/gr_vgpu.h')
-rw-r--r--drivers/gpu/nvgpu/vgpu/gr_vgpu.h4
1 files changed, 1 insertions, 3 deletions
diff --git a/drivers/gpu/nvgpu/vgpu/gr_vgpu.h b/drivers/gpu/nvgpu/vgpu/gr_vgpu.h
index 5a5e0928..b43e334a 100644
--- a/drivers/gpu/nvgpu/vgpu/gr_vgpu.h
+++ b/drivers/gpu/nvgpu/vgpu/gr_vgpu.h
@@ -27,7 +27,6 @@
27 27
28struct gk20a; 28struct gk20a;
29struct channel_gk20a; 29struct channel_gk20a;
30struct nvgpu_alloc_obj_ctx_args;
31struct gr_gk20a; 30struct gr_gk20a;
32struct gr_zcull_info; 31struct gr_zcull_info;
33struct zbc_entry; 32struct zbc_entry;
@@ -36,8 +35,7 @@ struct dbg_session_gk20a;
36 35
37void vgpu_gr_detect_sm_arch(struct gk20a *g); 36void vgpu_gr_detect_sm_arch(struct gk20a *g);
38void vgpu_gr_free_channel_ctx(struct channel_gk20a *c, bool is_tsg); 37void vgpu_gr_free_channel_ctx(struct channel_gk20a *c, bool is_tsg);
39int vgpu_gr_alloc_obj_ctx(struct channel_gk20a *c, 38int vgpu_gr_alloc_obj_ctx(struct channel_gk20a *c, u32 class_num, u32 flags);
40 struct nvgpu_alloc_obj_ctx_args *args);
41int vgpu_gr_bind_ctxsw_zcull(struct gk20a *g, struct gr_gk20a *gr, 39int vgpu_gr_bind_ctxsw_zcull(struct gk20a *g, struct gr_gk20a *gr,
42 struct channel_gk20a *c, u64 zcull_va, 40 struct channel_gk20a *c, u64 zcull_va,
43 u32 mode); 41 u32 mode);