summaryrefslogtreecommitdiffstats
path: root/drivers/gpu/nvgpu/lpwr
diff options
context:
space:
mode:
authorTerje Bergstrom <tbergstrom@nvidia.com>2018-04-18 22:39:46 -0400
committermobile promotions <svcmobile_promotions@nvidia.com>2018-05-09 21:26:04 -0400
commitdd739fcb039d51606e9a5454ec0aab17bcb01965 (patch)
tree806ba8575d146367ad1be00086ca0cdae35a6b28 /drivers/gpu/nvgpu/lpwr
parent7e66f2a63d4855e763fa768047dfc32f6f96b771 (diff)
gpu: nvgpu: Remove gk20a_dbg* functions
Switch all logging to nvgpu_log*(). gk20a_dbg* macros are intentionally left there because of use from other repositories. Because the new functions do not work without a pointer to struct gk20a, and piping it just for logging is excessive, some log messages are deleted. Change-Id: I00e22e75fe4596a330bb0282ab4774b3639ee31e Signed-off-by: Terje Bergstrom <tbergstrom@nvidia.com> Reviewed-on: https://git-master.nvidia.com/r/1704148 Reviewed-by: mobile promotions <svcmobile_promotions@nvidia.com> Tested-by: mobile promotions <svcmobile_promotions@nvidia.com>
Diffstat (limited to 'drivers/gpu/nvgpu/lpwr')
-rw-r--r--drivers/gpu/nvgpu/lpwr/lpwr.c18
1 files changed, 9 insertions, 9 deletions
diff --git a/drivers/gpu/nvgpu/lpwr/lpwr.c b/drivers/gpu/nvgpu/lpwr/lpwr.c
index c470f330..751965e6 100644
--- a/drivers/gpu/nvgpu/lpwr/lpwr.c
+++ b/drivers/gpu/nvgpu/lpwr/lpwr.c
@@ -1,5 +1,5 @@
1/* 1/*
2 * Copyright (c) 2016-2017, NVIDIA CORPORATION. All rights reserved. 2 * Copyright (c) 2016-2018, NVIDIA CORPORATION. All rights reserved.
3 * 3 *
4 * Permission is hereby granted, free of charge, to any person obtaining a 4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"), 5 * copy of this software and associated documentation files (the "Software"),
@@ -185,7 +185,7 @@ u32 nvgpu_lpwr_pg_setup(struct gk20a *g)
185{ 185{
186 u32 err = 0; 186 u32 err = 0;
187 187
188 gk20a_dbg_fn(""); 188 nvgpu_log_fn(g, " ");
189 189
190 err = get_lpwr_gr_table(g); 190 err = get_lpwr_gr_table(g);
191 if (err) 191 if (err)
@@ -206,7 +206,7 @@ static void nvgpu_pmu_handle_param_lpwr_msg(struct gk20a *g,
206{ 206{
207 u32 *ack_status = param; 207 u32 *ack_status = param;
208 208
209 gk20a_dbg_fn(""); 209 nvgpu_log_fn(g, " ");
210 210
211 if (status != 0) { 211 if (status != 0) {
212 nvgpu_err(g, "LWPR PARAM cmd aborted"); 212 nvgpu_err(g, "LWPR PARAM cmd aborted");
@@ -227,7 +227,7 @@ int nvgpu_lwpr_mclk_change(struct gk20a *g, u32 pstate)
227 struct clk_set_info *pstate_info; 227 struct clk_set_info *pstate_info;
228 u32 ack_status = 0; 228 u32 ack_status = 0;
229 229
230 gk20a_dbg_fn(""); 230 nvgpu_log_fn(g, " ");
231 231
232 pstate_info = pstate_get_clk_set_info(g, pstate, 232 pstate_info = pstate_get_clk_set_info(g, pstate,
233 clkwhich_mclk); 233 clkwhich_mclk);
@@ -308,7 +308,7 @@ u32 nvgpu_lpwr_is_mscg_supported(struct gk20a *g, u32 pstate_num)
308 struct pstate *pstate = pstate_find(g, pstate_num); 308 struct pstate *pstate = pstate_find(g, pstate_num);
309 u32 ms_idx; 309 u32 ms_idx;
310 310
311 gk20a_dbg_fn(""); 311 nvgpu_log_fn(g, " ");
312 312
313 if (!pstate) 313 if (!pstate)
314 return 0; 314 return 0;
@@ -329,7 +329,7 @@ u32 nvgpu_lpwr_is_rppg_supported(struct gk20a *g, u32 pstate_num)
329 struct pstate *pstate = pstate_find(g, pstate_num); 329 struct pstate *pstate = pstate_find(g, pstate_num);
330 u32 idx; 330 u32 idx;
331 331
332 gk20a_dbg_fn(""); 332 nvgpu_log_fn(g, " ");
333 333
334 if (!pstate) 334 if (!pstate)
335 return 0; 335 return 0;
@@ -350,7 +350,7 @@ int nvgpu_lpwr_enable_pg(struct gk20a *g, bool pstate_lock)
350 u32 is_rppg_supported = 0; 350 u32 is_rppg_supported = 0;
351 u32 present_pstate = 0; 351 u32 present_pstate = 0;
352 352
353 gk20a_dbg_fn(""); 353 nvgpu_log_fn(g, " ");
354 354
355 if (pstate_lock) 355 if (pstate_lock)
356 nvgpu_clk_arb_pstate_change_lock(g, true); 356 nvgpu_clk_arb_pstate_change_lock(g, true);
@@ -387,7 +387,7 @@ int nvgpu_lpwr_disable_pg(struct gk20a *g, bool pstate_lock)
387 u32 is_rppg_supported = 0; 387 u32 is_rppg_supported = 0;
388 u32 present_pstate = 0; 388 u32 present_pstate = 0;
389 389
390 gk20a_dbg_fn(""); 390 nvgpu_log_fn(g, " ");
391 391
392 if (pstate_lock) 392 if (pstate_lock)
393 nvgpu_clk_arb_pstate_change_lock(g, true); 393 nvgpu_clk_arb_pstate_change_lock(g, true);
@@ -417,6 +417,6 @@ exit_unlock:
417 if (pstate_lock) 417 if (pstate_lock)
418 nvgpu_clk_arb_pstate_change_lock(g, false); 418 nvgpu_clk_arb_pstate_change_lock(g, false);
419 419
420 gk20a_dbg_fn("done"); 420 nvgpu_log_fn(g, "done");
421 return status; 421 return status;
422} 422}