summaryrefslogtreecommitdiffstats
path: root/drivers/gpu/nvgpu/include
diff options
context:
space:
mode:
authormatthewb <matthewb@nvidia.com>2018-10-04 14:34:47 -0400
committermobile promotions <svcmobile_promotions@nvidia.com>2018-10-11 17:57:25 -0400
commitdb8324ff9838a0d0fee349f8c21ea5406177353a (patch)
tree9b237994c85f82d4d800e7f2b33fd16e8eece8f0 /drivers/gpu/nvgpu/include
parent12acc9668724d0a4d43e93ba751b9f413df59f12 (diff)
gpu: nvgpu: HAL-ify pmm type broadcast values
The PMM type-specific broadcast->unicast expansion calculation was using incorrect values. This caused the invalid register accesses to be generated. This change HAL-ifies the values, so that the expansion will be performed correctly. Bug 200454109 Change-Id: I96c15de27b5e16e4db2e788fd98e6bf7d6e7d564 Signed-off-by: Matthew Braun <matthewb@nvidia.com> Reviewed-on: https://git-master.nvidia.com/r/1921717 GVS: Gerrit_Virtual_Submit Reviewed-by: Deepak Nibade <dnibade@nvidia.com> Reviewed-by: Terje Bergstrom <tbergstrom@nvidia.com> Reviewed-by: mobile promotions <svcmobile_promotions@nvidia.com> Tested-by: mobile promotions <svcmobile_promotions@nvidia.com>
Diffstat (limited to 'drivers/gpu/nvgpu/include')
-rw-r--r--drivers/gpu/nvgpu/include/nvgpu/gk20a.h7
1 files changed, 7 insertions, 0 deletions
diff --git a/drivers/gpu/nvgpu/include/nvgpu/gk20a.h b/drivers/gpu/nvgpu/include/nvgpu/gk20a.h
index e1b44b52..a256b01f 100644
--- a/drivers/gpu/nvgpu/include/nvgpu/gk20a.h
+++ b/drivers/gpu/nvgpu/include/nvgpu/gk20a.h
@@ -136,6 +136,13 @@ enum gk20a_cbc_op {
136#define GPU_LIT_I2M_CLASS 35 136#define GPU_LIT_I2M_CLASS 35
137#define GPU_LIT_DMA_COPY_CLASS 36 137#define GPU_LIT_DMA_COPY_CLASS 36
138#define GPU_LIT_GPC_PRIV_STRIDE 37 138#define GPU_LIT_GPC_PRIV_STRIDE 37
139#define GPU_LIT_PERFMON_PMMGPCTPCA_DOMAIN_START 38
140#define GPU_LIT_PERFMON_PMMGPCTPCB_DOMAIN_START 39
141#define GPU_LIT_PERFMON_PMMGPCTPC_DOMAIN_COUNT 40
142#define GPU_LIT_PERFMON_PMMFBP_LTC_DOMAIN_START 41
143#define GPU_LIT_PERFMON_PMMFBP_LTC_DOMAIN_COUNT 42
144#define GPU_LIT_PERFMON_PMMFBP_ROP_DOMAIN_START 43
145#define GPU_LIT_PERFMON_PMMFBP_ROP_DOMAIN_COUNT 44
139 146
140#define nvgpu_get_litter_value(g, v) (g)->ops.get_litter_value((g), v) 147#define nvgpu_get_litter_value(g, v) (g)->ops.get_litter_value((g), v)
141 148