diff options
author | Vaibhav Kachore <vkachore@nvidia.com> | 2018-07-03 07:51:13 -0400 |
---|---|---|
committer | mobile promotions <svcmobile_promotions@nvidia.com> | 2018-07-10 21:14:16 -0400 |
commit | 503d489dba278136ea0e4241d000018682989da5 (patch) | |
tree | 29b95d43aaf47b50f2abda9a4e16153afe070c25 /drivers/gpu/nvgpu/include/nvgpu/hw | |
parent | e14fdcd8f1f4125da697433b1744b1e4e4f15b09 (diff) |
gpu: nvgpu: Initialize hwpm perfmons (engine_sel)
- For Mode-E ctxsw it is required that engine_sel
is set to 0xFFFFFFFF.
- Default 0 is a valid signal and causes problems.
Bug 2106999
Change-Id: I5cdb4441a8e6d7e8133c31a9e361b54611dd2995
Signed-off-by: Vaibhav Kachore <vkachore@nvidia.com>
Reviewed-on: https://git-master.nvidia.com/r/1770755
Reviewed-by: mobile promotions <svcmobile_promotions@nvidia.com>
Tested-by: mobile promotions <svcmobile_promotions@nvidia.com>
Diffstat (limited to 'drivers/gpu/nvgpu/include/nvgpu/hw')
-rw-r--r-- | drivers/gpu/nvgpu/include/nvgpu/hw/gv100/hw_perf_gv100.h | 24 |
1 files changed, 24 insertions, 0 deletions
diff --git a/drivers/gpu/nvgpu/include/nvgpu/hw/gv100/hw_perf_gv100.h b/drivers/gpu/nvgpu/include/nvgpu/hw/gv100/hw_perf_gv100.h index 268efc52..a7ba460e 100644 --- a/drivers/gpu/nvgpu/include/nvgpu/hw/gv100/hw_perf_gv100.h +++ b/drivers/gpu/nvgpu/include/nvgpu/hw/gv100/hw_perf_gv100.h | |||
@@ -232,4 +232,28 @@ static inline u32 perf_pmasys_enginestatus_rbufempty_empty_f(void) | |||
232 | { | 232 | { |
233 | return 0x10U; | 233 | return 0x10U; |
234 | } | 234 | } |
235 | static inline u32 perf_pmmsys_engine_sel_r(u32 i) | ||
236 | { | ||
237 | return 0x0024006cU + i*512U; | ||
238 | } | ||
239 | static inline u32 perf_pmmsys_engine_sel__size_1_v(void) | ||
240 | { | ||
241 | return 0x00000020U; | ||
242 | } | ||
243 | static inline u32 perf_pmmfbp_engine_sel_r(u32 i) | ||
244 | { | ||
245 | return 0x0020006cU + i*512U; | ||
246 | } | ||
247 | static inline u32 perf_pmmfbp_engine_sel__size_1_v(void) | ||
248 | { | ||
249 | return 0x00000020U; | ||
250 | } | ||
251 | static inline u32 perf_pmmgpc_engine_sel_r(u32 i) | ||
252 | { | ||
253 | return 0x0018006cU + i*512U; | ||
254 | } | ||
255 | static inline u32 perf_pmmgpc_engine_sel__size_1_v(void) | ||
256 | { | ||
257 | return 0x00000020U; | ||
258 | } | ||
235 | #endif | 259 | #endif |