summaryrefslogtreecommitdiffstats
path: root/drivers/gpu/nvgpu/gv11b
diff options
context:
space:
mode:
authorShashank Singh <shashsingh@nvidia.com>2018-02-21 01:44:07 -0500
committermobile promotions <svcmobile_promotions@nvidia.com>2018-03-13 17:09:33 -0400
commit23a855b8527e07c047a7c4d3671f39142d9ea432 (patch)
tree85c07850ac269400b3af8c6479b7054d159e15c1 /drivers/gpu/nvgpu/gv11b
parent663e941eb6382f60e3f468d645e256cb33c4e055 (diff)
gpu: nvgpu: add fault_ch to record_sm_error_state
fault_ch is needed by rm-server to send the notification to guest VM. rm-server is going to use gr sources from linux Jira VQRM-2982 Change-Id: Ifb6e8a9630a471d07b89ffaa7f2ceb309220fd21 Signed-off-by: Shashank Singh <shashsingh@nvidia.com> Signed-off-by: Richard Zhao <rizhao@nvidia.com> Reviewed-on: https://git-master.nvidia.com/r/1661665 Reviewed-by: mobile promotions <svcmobile_promotions@nvidia.com> Tested-by: mobile promotions <svcmobile_promotions@nvidia.com>
Diffstat (limited to 'drivers/gpu/nvgpu/gv11b')
-rw-r--r--drivers/gpu/nvgpu/gv11b/gr_gv11b.c3
-rw-r--r--drivers/gpu/nvgpu/gv11b/gr_gv11b.h3
2 files changed, 4 insertions, 2 deletions
diff --git a/drivers/gpu/nvgpu/gv11b/gr_gv11b.c b/drivers/gpu/nvgpu/gv11b/gr_gv11b.c
index e697b491..4f517fa7 100644
--- a/drivers/gpu/nvgpu/gv11b/gr_gv11b.c
+++ b/drivers/gpu/nvgpu/gv11b/gr_gv11b.c
@@ -3101,7 +3101,8 @@ int gv11b_gr_set_sm_debug_mode(struct gk20a *g,
3101 return err; 3101 return err;
3102} 3102}
3103 3103
3104int gv11b_gr_record_sm_error_state(struct gk20a *g, u32 gpc, u32 tpc) 3104int gv11b_gr_record_sm_error_state(struct gk20a *g, u32 gpc, u32 tpc,
3105 struct channel_gk20a *fault_ch)
3105{ 3106{
3106 int sm_id; 3107 int sm_id;
3107 struct gr_gk20a *gr = &g->gr; 3108 struct gr_gk20a *gr = &g->gr;
diff --git a/drivers/gpu/nvgpu/gv11b/gr_gv11b.h b/drivers/gpu/nvgpu/gv11b/gr_gv11b.h
index 4615ff55..018938f6 100644
--- a/drivers/gpu/nvgpu/gv11b/gr_gv11b.h
+++ b/drivers/gpu/nvgpu/gv11b/gr_gv11b.h
@@ -166,7 +166,8 @@ int gv11b_gr_update_sm_error_state(struct gk20a *g,
166 struct nvgpu_gr_sm_error_state *sm_error_state); 166 struct nvgpu_gr_sm_error_state *sm_error_state);
167int gv11b_gr_set_sm_debug_mode(struct gk20a *g, 167int gv11b_gr_set_sm_debug_mode(struct gk20a *g,
168 struct channel_gk20a *ch, u64 sms, bool enable); 168 struct channel_gk20a *ch, u64 sms, bool enable);
169int gv11b_gr_record_sm_error_state(struct gk20a *g, u32 gpc, u32 tpc); 169int gv11b_gr_record_sm_error_state(struct gk20a *g, u32 gpc, u32 tpc,
170 struct channel_gk20a *fault_ch);
170void gv11b_gr_set_hww_esr_report_mask(struct gk20a *g); 171void gv11b_gr_set_hww_esr_report_mask(struct gk20a *g);
171bool gv11b_gr_sm_debugger_attached(struct gk20a *g); 172bool gv11b_gr_sm_debugger_attached(struct gk20a *g);
172void gv11b_gr_suspend_single_sm(struct gk20a *g, 173void gv11b_gr_suspend_single_sm(struct gk20a *g,