summaryrefslogtreecommitdiffstats
path: root/drivers/gpu/nvgpu/gv11b/hw_gmmu_gv11b.h
diff options
context:
space:
mode:
authorseshendra Gadagottu <sgadagottu@nvidia.com>2016-08-22 16:20:05 -0400
committermobile promotions <svcmobile_promotions@nvidia.com>2016-09-12 13:46:37 -0400
commit51b5ec852096c0eeb1eaca48ae132d7bf9ac7a9d (patch)
tree0c182e08ae521ccc449ebdd6abdc0180ed3c98df /drivers/gpu/nvgpu/gv11b/hw_gmmu_gv11b.h
parent2c6652f182d84dc7ec4218576b65ad582f05d4a6 (diff)
gpu: nvgpu: gv11b: hw header update
Updated hw headers to CL#37001916. Some of important changes include new door bell user mode mechanism and new runlist structure. Bug 1735765 Change-Id: Icf01156dd3e7d94466f553ffc53267e4043e1188 Signed-off-by: seshendra Gadagottu <sgadagottu@nvidia.com> Reviewed-on: http://git-master/r/1205888 GVS: Gerrit_Virtual_Submit Reviewed-by: Terje Bergstrom <tbergstrom@nvidia.com>
Diffstat (limited to 'drivers/gpu/nvgpu/gv11b/hw_gmmu_gv11b.h')
-rw-r--r--drivers/gpu/nvgpu/gv11b/hw_gmmu_gv11b.h12
1 files changed, 10 insertions, 2 deletions
diff --git a/drivers/gpu/nvgpu/gv11b/hw_gmmu_gv11b.h b/drivers/gpu/nvgpu/gv11b/hw_gmmu_gv11b.h
index 955626a6..8c324225 100644
--- a/drivers/gpu/nvgpu/gv11b/hw_gmmu_gv11b.h
+++ b/drivers/gpu/nvgpu/gv11b/hw_gmmu_gv11b.h
@@ -242,6 +242,14 @@ static inline u32 gmmu_new_pte_address_sys_w(void)
242{ 242{
243 return 0; 243 return 0;
244} 244}
245static inline u32 gmmu_new_pte_address_vid_f(u32 v)
246{
247 return (v & 0xffffff) << 8;
248}
249static inline u32 gmmu_new_pte_address_vid_w(void)
250{
251 return 0;
252}
245static inline u32 gmmu_new_pte_vol_w(void) 253static inline u32 gmmu_new_pte_vol_w(void)
246{ 254{
247 return 0; 255 return 0;
@@ -1110,7 +1118,7 @@ static inline u32 gmmu_pte_kind_c32_ms2_2cbr_v(void)
1110{ 1118{
1111 return 0x000000de; 1119 return 0x000000de;
1112} 1120}
1113static inline u32 gmmu_pte_kind_c32_ms2_2cra_v(void) 1121static inline u32 gmmu_pte_kind_c32_ms2_4cbra_v(void)
1114{ 1122{
1115 return 0x000000cc; 1123 return 0x000000cc;
1116} 1124}
@@ -1174,7 +1182,7 @@ static inline u32 gmmu_pte_kind_c64_ms2_2cbr_v(void)
1174{ 1182{
1175 return 0x000000ec; 1183 return 0x000000ec;
1176} 1184}
1177static inline u32 gmmu_pte_kind_c64_ms2_2cra_v(void) 1185static inline u32 gmmu_pte_kind_c64_ms2_2cbra_v(void)
1178{ 1186{
1179 return 0x000000cd; 1187 return 0x000000cd;
1180} 1188}