summaryrefslogtreecommitdiffstats
path: root/drivers/gpu/nvgpu/gv11b/hal_gv11b.c
diff options
context:
space:
mode:
authorThomas Fleury <tfleury@nvidia.com>2018-03-26 14:42:42 -0400
committermobile promotions <svcmobile_promotions@nvidia.com>2018-03-28 16:32:18 -0400
commit8a64eea483d18ce603b049d5485e9f7a742da30b (patch)
treef2902bca25b7766fb159779721ecae6dddaf2b29 /drivers/gpu/nvgpu/gv11b/hal_gv11b.c
parent1557ee63edabe64c32226ce3f086dffbe2610c2a (diff)
gpu: nvgpu: fix priv error register reads
Current code does not compute priv error register offsets properly. This leads to invalid decoding of priv errors, and can also trigger additional priv errors. - add GPU_LIT_GPC_PRIV_STRIDE define - return proj_gpc_priv_stride for GPU_LIT_GPC_PRIV_STRIDE in hals - use GPU_LIT_GPC_PRIV_STRIDE instead of GPU_LIT_GPC_STRIDE in g->ops.priv_ring.isr() to compute priv error register offsets. Bug 2093058 Change-Id: Ia7c36ccba0441126784bb0e00452f2cf1196ef71 Signed-off-by: Thomas Fleury <tfleury@nvidia.com> Reviewed-on: https://git-master.nvidia.com/r/1682118 Reviewed-by: svc-mobile-coverity <svc-mobile-coverity@nvidia.com> Reviewed-by: Seema Khowala <seemaj@nvidia.com> GVS: Gerrit_Virtual_Submit Tested-by: Seema Khowala <seemaj@nvidia.com> Reviewed-by: Terje Bergstrom <tbergstrom@nvidia.com> Reviewed-by: mobile promotions <svcmobile_promotions@nvidia.com> Tested-by: mobile promotions <svcmobile_promotions@nvidia.com>
Diffstat (limited to 'drivers/gpu/nvgpu/gv11b/hal_gv11b.c')
-rw-r--r--drivers/gpu/nvgpu/gv11b/hal_gv11b.c4
1 files changed, 3 insertions, 1 deletions
diff --git a/drivers/gpu/nvgpu/gv11b/hal_gv11b.c b/drivers/gpu/nvgpu/gv11b/hal_gv11b.c
index 94aa2dc4..ee3fc3de 100644
--- a/drivers/gpu/nvgpu/gv11b/hal_gv11b.c
+++ b/drivers/gpu/nvgpu/gv11b/hal_gv11b.c
@@ -209,7 +209,9 @@ int gv11b_get_litter_value(struct gk20a *g, int value)
209 case GPU_LIT_DMA_COPY_CLASS: 209 case GPU_LIT_DMA_COPY_CLASS:
210 ret = VOLTA_DMA_COPY_A; 210 ret = VOLTA_DMA_COPY_A;
211 break; 211 break;
212 212 case GPU_LIT_GPC_PRIV_STRIDE:
213 ret = proj_gpc_priv_stride_v();
214 break;
213 default: 215 default:
214 nvgpu_err(g, "Missing definition %d", value); 216 nvgpu_err(g, "Missing definition %d", value);
215 BUG(); 217 BUG();