summaryrefslogtreecommitdiffstats
path: root/drivers/gpu/nvgpu/gv11b/fifo_gv11b.c
diff options
context:
space:
mode:
authorSeema Khowala <seemaj@nvidia.com>2018-02-22 16:00:25 -0500
committermobile promotions <svcmobile_promotions@nvidia.com>2018-05-04 00:43:06 -0400
commitc9463fdbb31324cc8eaa7fbed69f8d4b98ef38b5 (patch)
treec7b620761aff85eea584ed63573548fcd7d679c4 /drivers/gpu/nvgpu/gv11b/fifo_gv11b.c
parentbf0379997799e7f83514e974cd02aaaab85a4101 (diff)
gpu: nvgpu: add rc_type i/p param to gk20a_fifo_recover
Add below rc_types to be passed to gk20a_fifo_recover MMU_FAULT PBDMA_FAULT GR_FAULT PREEMPT_TIMEOUT CTXSW_TIMEOUT RUNLIST_UPDATE_TIMEOUT FORCE_RESET SCHED_ERR This is nice to have to know what triggered recovery. Bug 2065990 Change-Id: I202268c5f237be2180b438e8ba027fce684967b6 Signed-off-by: Seema Khowala <seemaj@nvidia.com> Reviewed-on: https://git-master.nvidia.com/r/1662619 Reviewed-by: mobile promotions <svcmobile_promotions@nvidia.com> Tested-by: mobile promotions <svcmobile_promotions@nvidia.com>
Diffstat (limited to 'drivers/gpu/nvgpu/gv11b/fifo_gv11b.c')
-rw-r--r--drivers/gpu/nvgpu/gv11b/fifo_gv11b.c6
1 files changed, 4 insertions, 2 deletions
diff --git a/drivers/gpu/nvgpu/gv11b/fifo_gv11b.c b/drivers/gpu/nvgpu/gv11b/fifo_gv11b.c
index d8976608..11b393e5 100644
--- a/drivers/gpu/nvgpu/gv11b/fifo_gv11b.c
+++ b/drivers/gpu/nvgpu/gv11b/fifo_gv11b.c
@@ -1306,7 +1306,8 @@ bool gv11b_fifo_handle_sched_error(struct gk20a *g)
1306 1306
1307 if (sched_error == SCHED_ERROR_CODE_BAD_TSG ) { 1307 if (sched_error == SCHED_ERROR_CODE_BAD_TSG ) {
1308 /* id is unknown, preempt all runlists and do recovery */ 1308 /* id is unknown, preempt all runlists and do recovery */
1309 gk20a_fifo_recover(g, 0, 0, false, false, false); 1309 gk20a_fifo_recover(g, 0, 0, false, false, false,
1310 RC_TYPE_SCHED_ERR);
1310 } 1311 }
1311 1312
1312 return false; 1313 return false;
@@ -1465,7 +1466,8 @@ bool gv11b_fifo_handle_ctxsw_timeout(struct gk20a *g, u32 fifo_intr)
1465 /* Cancel all channels' timeout */ 1466 /* Cancel all channels' timeout */
1466 gk20a_channel_timeout_restart_all_channels(g); 1467 gk20a_channel_timeout_restart_all_channels(g);
1467 gk20a_fifo_recover(g, BIT(active_eng_id), tsgid, 1468 gk20a_fifo_recover(g, BIT(active_eng_id), tsgid,
1468 true, true, verbose); 1469 true, true, verbose,
1470 RC_TYPE_CTXSW_TIMEOUT);
1469 } else { 1471 } else {
1470 gk20a_dbg_info( 1472 gk20a_dbg_info(
1471 "fifo is waiting for ctx switch: " 1473 "fifo is waiting for ctx switch: "